



Simulation study of digital circuits based on nanometric Surrounding Gate Transistors: the role of quantum and velocity overshoot effects

A. Roldán, J.B. Roldán and F. Gámiz

Departamento de Electrónica y Tecnología de Computadores, Universidad de Granada
Campus Fuentenueva 18071, Granada (Spain)

Phone: 34 958244071, Fax: 34 958 243230 e-mail: jroldan@ugr.es or amroldan@ugr.es

Introduction


A Verilog-A compact model for Surrounding Gate Transistors (SGTs) has been implemented to study basic digital circuits.

A classical drain current model was used as starting point. The model has been enhanced to account for quantum mechanical (QME), velocity overshoot (VOE), short channel SCE and velocity saturation (VSE) effects.

Both the electron and hole layers are known to be highly confined in these structures due to structural as well as electrical confinement.

The influence of confinement effects in several circuits based on these quantum nanowires are characterized in depth. In particular, CMOS inverter gate delays, CMOS inverter ring oscillator frequencies, etc., have been obtained in order to explore the relationships between the most representative technological parameters of the transistors and circuit performance.

Classical charge and current model for SGTs [1]



$$V_T = V_0 + 2V_{th} \ln \left(1 + \frac{Q'}{Q_0} \right) + \Delta V_{TQM}$$

$$Q_0 = \frac{4e_{Si} kT}{R} \frac{kT}{q}$$

$$\Delta V_T = \frac{\left(\frac{2C_{TOTAL} V_{th}^2}{Q_0} \right) Q'}{(Q_0 + Q')}$$

$$I_{ds} = \frac{2pR}{(L - \Delta L)} \left[\frac{m_{eff}}{1 + d_0 \frac{m_{eff} V_{DSs}}{v_{sat} (L - \Delta L)}} \right] + \frac{I_a}{(L - \Delta L)} \left[\frac{2kT}{q} (Q_s - Q_d) + \frac{Q_s^2 - Q_d^2}{2C_{oxide}} + \frac{kTQ_0}{q} \ln \left(\frac{Q_d + Q_0}{Q_s + Q_0} \right) \right]$$

$$V_{DSs} = F(V_{DS}, V_{DSsat}) \cdot V_{DSat} \quad \text{where} \quad F(V_{DS}, V_{DSsat}) = 1 - \frac{\ln \left[1 + e^{\frac{A}{V_{DSsat}}} \right]}{\ln \left[1 + e^A \right]}$$

$$\Delta L = L_c \cdot \operatorname{arcsinh} \left(\frac{V_{DS} - V_{DSsat}}{E_{sat} L_c} \right)$$

The capacitances of the structure are obtained following reference [2]. Finally, the models for both N-type and P-type SGTs are implemented in Verilog-A [3].


Quantum effects in SGTs

The inversion charge centroid z_i is modelled to account for the realistic charge distribution [4]. A new gate-channel capacitance model is used, corresponding to a higher oxide thickness, which is corrected to include the inversion charge centroid in the channel.

$$\frac{1}{z_i} = \frac{1}{a + b \times 2 \times R} + \frac{1}{z_{i0} \left(\frac{N_I}{8.26 \times 10^{12} \text{ cm}^{-2} - 4.9 \times 10^{18} \text{ cm}^{-3} \cdot R(\text{cm})} \right)^n}$$


$$C_{Semiconductor} = \frac{e_{Si}}{(R - z_i) \ln \left(1 + \frac{z_i}{R - z_i} \right)}$$

$$C_{TOTAL} = \frac{1}{C_{Oxide}} + \frac{1}{C_{Semiconductor}}$$





Channel charge at the source for SGTs at room temperature ($R=4, 6.25, 8$ nm). Simulation results, obtained taking quantum effects into account, (solid lines), modeled data (symbols). Output curves (normalized to the wire diameter) for a NMOS SGT with $R=2.5$ nm, $t_{ox}=9$ nm, $L=180$ nm and $V_T=0.05$ V. Experimental data reported in reference [5] are plotted in symbols and the drain current results obtained with our model are shown in solid lines.

CMOS inverters and Oscillator rings



Output voltage for a SGT CMOS inverter. The main device parameters are the following: $L=50$ nm, $R=3$ nm and $t_{ox}=1.5$ nm.



Ring oscillator frequency versus (a) radius and (b) VO parameters, accounting and neglecting quantum mechanical effects. The technological parameters of the SGTs used in the circuit are the following: $L=50$ nm, $t_{ox}=1.5$ nm.

CONCLUSIONS

A new model for SGTs was implemented (using Verilog-A) in a circuit simulator (ELDO, Mentor Graphics). The sizing of the transistors has been done by equating the transconductance parameter adapted to the particular geometry of the SGTs.

The influence of QME on the oscillation frequency of a seven stage SGT based oscillator ring has been studied. It can be seen that the inclusion of QME is essential to accurately calculate the oscillation frequency. This is due to the great structural inversion charge confinement produced by the geometrical configuration of these devices.

REFERENCES

- [1]- B. Iníguez, D. Jiménez, J. Roig, H. A. Hamid, L. F. Marsal and J. Pallares, IEEE Transactions on Electron Devices, vol. 52, no.8, pp. 1868-1873, August 2005
- [2]- Moldovan, O., Iniguez, B., Jimenez, D., Roig J., IEEE Trans. Electron Devices, vol. 54, n° 1, pp. 162-165, 2007.
- [3]- Verilog-AMS language reference manual, Version 2.2, Accellera International, Inc.
- [4]- J.B. Roldán, A. Godoy, F. Gámiz, M. Balaguer, IEEE Transactions on Electron Devices, vol. 55, no. 1, pp 411-416, Jan 2008.
- [5]- N. Singh, A. Agarwal, L.K. Bera, T.Y. Liow, S.C. Rustagi, C.H. Tung, R. Kumar, G.Q. Lo, N. Balasubramanian, D.L. Kwong, IEEE Electron Device Letters, vol. 27, pp.383-386, 2006.

ACKNOWLEDGMENTS

This work was partially carried out within the framework of Research Project TIC-3580 supported by the Junta de Andalucía and TEC2008-06758-C02-01 supported by the Spanish Government.