

TU/e



PHILIPS

Compact Modelling of LDMOS Devices


A.C.T. Aarts, R. van der Hout,
R. van Langevelde, A.J. Scholten,
M.B. Willemsen and D.B.M. Klaassen

*Eindhoven University of
Technology,
The Netherlands*

*Philips Research
Laboratories,
The Netherlands*


introduction: LDMOS devices

Low-voltage




introduction: LDMOS devices


Low-voltage




High-voltage



introduction: LDMOS devices




LDMOS



RF-power amplifiers


@ 2.2 GHz




**LDMOS applications \Rightarrow accurate modelling
important**

modelling approach: sub-circuit models


channel region **G** drift region



modelling approach: sub-circuit models




modelling approach: sub-circuit models



pro's

- flexible
- charge partitioning
channel / drift region

modelling approach: sub-circuit models




pro's

- flexible
- charge partitioning
channel / drift region

con's


- uncontrolled node
- computation time /
convergence

modelling approach: single models




modelling approach: single models

MOS Model 20



modelling approach: single models

MOS Model 20




pro's

- no uncontrolled node
- convergence

modelling approach: single models

MOS Model 20



pro's

- no uncontrolled node
- convergence


con's

- charge partitioning
channel / drift region

outline


- introduction
- ➔ • MOS Model 20
 - DC-model
 - comparison with experimental data
 - nodal charge model
- quasi-saturation
- summary

MOS Model 20: DC-model



Continuity eq: $I_{ch} = I_{dr}$

MOS Model 20: DC-model




$$I_{\text{ch}} = I_{\text{ch}}(V_{\text{DiS}}, V_{\text{GS}}, V_{\text{SB}})$$

- strong inversion
- mobility reduction due to vertical field
- velocity saturation


MOS Model 20: DC-model

$$I_{dr} = I_{dr}(V_{GD_i}, V_{GD}, V_{DiB})$$



- accumulation
- depletion
- bulk current
- mobility reduction due to vertical field


MOS Model 20: DC-model



internal node D_i expressed analytically from

$$I_{ch}(V_{DiS}, V_{GS}, V_{SB}) = I_{dr}(V_{DiS}, V_{DS}, V_{GS}, V_{SB})$$

MOS Model 20: DC-model



surface-potential based


$$I_{DS} = I_{ch}(\psi_{sL}, \psi_{s0})$$

$$\psi_{s0} = \psi_{s0}(V_{SB}, V_{GB})$$

$$\psi_{sL} = \psi_{sL}(V_{DiB}, V_{GB})$$

- **weak and strong inversion**
- **saturation in channel region**
- **accumulation and bulk current in drift region**
- **mobility reduction**
- **DIBL and static feedback**
- **weak avalanche**

MOS Model 20: DC-model



- **21 dc-parameters**
- **temperature scaling (6 parameters)**
- **self-heating**
- **width-scaling**
- **length scaling**


outline

- introduction
- MOS Model 20
 - DC-model
- ➔ • comparison with experimental data
 - nodal charge model
- quasi-saturation
- summary

MOS Model 20: experimental data


12V SOI-LDMOS: $T_{ox}= 38 \text{ nm}$, $W= 17 \mu\text{m}$, $L= 1.6 \mu\text{m}$, $T= 25 \text{ }^\circ\text{C}$

$I_{DS} \text{ [mA]}$



MOS Model 20: experimental data


12V SOI-LDMOS: $T_{ox}= 38 \text{ nm}$, $W= 17 \mu\text{m}$, $L= 1.6 \mu\text{m}$, $T= 25 \text{ }^\circ\text{C}$




MOS Model 20: experimental data

12V SOI-LDMOS: $T_{ox}= 38 \text{ nm}$, $W= 17 \mu\text{m}$, $L= 1.6 \mu\text{m}$, $T= 25 \text{ }^\circ\text{C}$

I_{DS} [mA]




g_m [mA/V]





MOS Model 20: experimental data

12V SOI-LDMOS: $T_{ox} = 38$ nm, $W = 17$ μm , $L = 1.6$ μm , $T = 25$ $^{\circ}\text{C}$





MOS Model 20: experimental data

12V SOI-LDMOS: $T_{ox} = 38$ nm, $W = 17$ μm , $L = 1.6$ μm , $T = 25$ $^{\circ}\text{C}$



MOS Model 20: experimental data


12V SOI-LDMOS: $T_{ox} = 38$ nm, $W = 17$ μ m, $L = 1.6$ μ m, $T = 25$ $^{\circ}$ C




outline

- **introduction**
- **MOS Model 20**
 - **DC-model**
 - **comparison with experimental data**
 - ➔ – **nodal charge model**
- **quasi-saturation**
- **summary**

MOS Model 20: nodal charge model




MOS Model 20: gate and bulk charges



$$Q_{G, \text{channel}} = -W \int_0^L (Q'_{\text{inv}} + Q'_{\text{dep}} + Q'_{\text{acc}}) \cdot dx$$

$$Q_{B, \text{channel}} = W \int_0^L (Q'_{\text{dep}} + Q'_{\text{acc}}) \cdot dx$$


MOS Model 20: gate and bulk charges



$$Q_{G, \text{ drift region}} = -W \int_0^{L_{dr}} (Q'_{inv} + Q'_{dep} + Q'_{acc}) \cdot dx$$

$$Q_{B, \text{ drift region}} = W \int_0^{L_{dr}} Q'_{inv} \cdot dx$$


MOS Model 20: gate and bulk charges



$$Q_{G, \text{LDMOS}} = Q_{G, \text{channel}} + Q_{G, \text{drift region}}$$

$$Q_{B, \text{LDMOS}} = Q_{B, \text{channel}} + Q_{B, \text{drift region}}$$

MOS Model 20: gate and bulk charges




$$Q_{G, \text{LDMOS}} = Q_{G, \text{channel}} + Q_{G, \text{drift region}}$$

$$C_{ij} = (2 \cdot \delta_{ij} - 1) \cdot \frac{\partial Q_i}{\partial V_j}$$

$$Q_{B, \text{LDMOS}} = Q_{B, \text{channel}} + Q_{B, \text{drift region}}$$



MOS Model 20: experimental data

14V SOI-LDMOS: $T_{\text{ox}} = 60 \text{ nm}$, $W = 50 \text{ }\mu\text{m}$, $L = 5 \text{ }\mu\text{m}$, $T = 25 \text{ }^\circ\text{C}$




MOS Model 20: experimental data

14V SOI-LDMOS: $T_{\text{ox}} = 60 \text{ nm}$, $W = 50 \mu\text{m}$, $L = 5 \mu\text{m}$, $T = 25 \text{ }^\circ\text{C}$



MOS Model 20: source and drain charges




channel region in strong inversion

Ward-Dutton (uniform MOSFET)

$$Q_{D, \text{LDMOS}} = W \int_0^L \frac{x}{L + L_{\text{dr}}} Q'_{\text{inv}} dx + W \int_L^{L+L_{\text{dr}}} \frac{x}{L + L_{\text{dr}}} Q'_{\text{acc}} dx$$

$$Q_{S, \text{LDMOS}} = W \int_0^L \frac{L + L_{\text{dr}} - x}{L + L_{\text{dr}}} Q'_{\text{inv}} dx + W \int_L^{L+L_{\text{dr}}} \frac{L + L_{\text{dr}} - x}{L + L_{\text{dr}}} Q'_{\text{acc}} dx$$

MOS Model 20: source and drain charges



channel region in
weak inversion

all charge in the drift region attributed to the drain


$$Q_{D, \text{LDMOS}} = W \int_L^{L+L_{\text{dr}}} Q'_{\text{acc}} dx$$

$$Q_{S, \text{LDMOS}} = 0$$

MOS Model 20: experimental data

14V SOI-LDMOS: $T_{ox} = 60$ nm, $W = 50$ μ m, $L = 5$ μ m, $T = 25$ $^{\circ}$ C


C_{DD} [fF]




MOS Model 20: experimental data

14V SOI-LDMOS: $T_{ox} = 60$ nm, $W = 50$ μm , $L = 5$ μm , $T = 25$ $^{\circ}\text{C}$

C_{DD} [fF]




f_T [GHz]




MOS Model 20: experimental data

14V SOI-LDMOS: $T_{\text{ox}} = 60 \text{ nm}$, $W = 50 \text{ }\mu\text{m}$, $L = 5 \text{ }\mu\text{m}$, $T = 25 \text{ }^\circ\text{C}$



MOS Model 20: experimental data


14V SOI-LDMOS: $T_{ox} = 60$ nm, $W = 50$ μ m, $L = 5$ μ m, $T = 25$ $^{\circ}$ C



outline


- introduction
- MOS Model 20
 - DC-model
 - comparison with experimental data
 - nodal charge model
- ➔ • quasi-saturation
- summary

quasi-saturation




saturation may occur in drift region

quasi-saturation




new MM 20: includes quasi-saturation

quasi-saturation




quasi-saturation



- accumulation
- bulk current
- mobility reduction due to vertical field
- depletion
- velocity saturation

quasi-saturation




$$\mu^{drift} = \frac{\mu_{eff}}{1 + \theta_3^{drift} \cdot V_{DDi,eff}}$$


$$\theta_3^{drift} = \frac{\mu_{eff}}{L_{drift} \cdot V_{sat}}$$

quasi-saturation

sub-circuit




High-voltage





quasi-saturation

60V SOI-LDMOS: $T_{ox} = 38\text{nm}$, $W = 20\mu\text{m}$, $L = 2.6\mu\text{m}$, $L_{locos} = 3.5\mu\text{m}$, $T = 25\text{ }^\circ\text{C}$



quasi-saturation

60V SOI-LDMOS: $T_{ox}=38\text{nm}$, $W=20\mu\text{m}$, $L=2.6\mu\text{m}$, $L_{locos}=3.5\mu\text{m}$, $T=25\text{ }^\circ\text{C}$



summary

MOS Model 20

- single model
- for low-voltage (< 30 V) LDMOS
- extension to medium-voltage (< 100 V) LDMOS
by inclusion of quasi-saturation
- includes dc-, charge- and noise model
- accurate description of dc- and ac-currents
- improvement in simulation speed compared
to sub-circuit model

documentation

- A. Aarts, N. D'Halleweyn, R. v. Langevelde,
“A surface-potential-based high-voltage compact LDMOS
transistor model”,
IEEE Trans. Electron Devices, Vol. 52, No. 5, 2005
- A.C.T. Aarts and W.J. Kloosterman,
“Compact modeling of High-Voltage LDMOS Devices including
quasi-saturation”,
IEEE Trans. Electron Devices, Vol. 53, No. 4, 2006

www.semiconductors.philips.com/Philips_Models

TU/e

