

# Modeling of Passive CMOS Components

Bernd Landgraf  
Infineon Technologies Austria AG  
Graz




# Outline

- Motivation
- CMC R3 Model and Extraction
- Modeling of Capacitors
- Selected Topics
- Summary

# Motivation: Why are Passives so important ?

- Reducing the BOM-List (external component => integrated)
- After the digital shrink => the Analog will remain
- „More than Moore“ (3d, customized technologies, extended T-Profile)
- Key building components for Bandgaps, OPAMPs and other



Lit(1)

# CMC R3 Model

■  $I(V, V_c) = G(V, V_c) V$

$$G = \frac{1 - df \sqrt{d_p - 2Vc + V}}{r_\mu R_0 (1 - df \sqrt{d_p})}$$

$d_f$  effective depletion pinching factor

$r_\mu$  effective  $\mu$  reduction factor

$d_p$  effective depletion potential

$R_0$  Zero bias resistance


$V$  applied resistor voltage

$V_c$  voltage resistor body to substrate

Lit(2)


CMC 3 Model incorporates :

- self heating
  - velocity saturation
  - depletion pinching
- =f(W,L,V,V<sub>c</sub>, T,thickness)



130 nm Node Testchip-Layout

# CMC R3 Model Extraction for Poly resistors



$$\frac{1}{G} \left( \frac{\partial G}{\partial V} \right) \approx - \frac{d_f}{2\sqrt{d_p}}$$

1. With assumption : Highly linear &  $V - 2V_c \ll d_p$
2. For poly resistors with thick dielectric layer on substrate we can conclude (see Lit.(2)):

$$d_f \sqrt{d_p} = \frac{1}{1 + \frac{t_b \epsilon_{ox}}{t_{ox} \epsilon_s}}$$



Thermal resistance  $R_{TH}$  can be calculated from:

$$\frac{G(V_r, 0)}{G(0, 0)} = 1 - \frac{T_{C1} R_{TH} W L}{R_{sh}} \left( \frac{V_r}{L} \right)^2$$

Lit(3)


$T_{C1}$  : 1st resistor body TC  
 $R_{sh}$  : Resistor sheet resistance

# Modeling of Capacitors : example



$$C_{tot} = WLC_{\square} + 2(W+L)C_F \text{ Lit(5)}$$


A „simple“ passive component  
but fixed size  
therefore not scalable  
Lit(4)



$$HI \parallel LO = GND \parallel \left( \frac{C_{P2-M2} \parallel C_{P1-P2} \parallel C_{P1-NW} \parallel C_{NW-SUB}}{C_{P1-P2} + C_{P1-NW}} \right) \parallel GND = \dots$$

Lit(6)

# BEOL capacitors in newer nodes




Theoretical maximum capacity density of parallel plates is given by (Lit.7) :

$$C_{max} = \epsilon_r \epsilon_0 \left[ \frac{2}{L_{min}(L_{min} + W_{min})} + \frac{1}{t_{ox}(t_{ox} + t_{metal})} \right]$$

Trend towards:

- VPP Caps
- Wire Caps




Known Issues:

- Designrules/Manufacturing
- Trends towards low k
- Reliability issues

# Selected Topic: BSIM3 can't cover TC's of MOSCAPs


## Measurement



Measurements : - VFB  $\nearrow T \nearrow$   
 - VTH  $\searrow T \nearrow$


BSIM3 has only TCs for VTH (kt1, kt1l) and none for VFB  
 BSIM4 provides TCs for both voltages (Lit.8)

=>BSIM 3 can't cover TC's in accumulation



BSIM3 Simulation

## C\_Area=f(Vgate,T) for PREGLL



BSIM4 Simulation



# Selected Topic: Cu Wire Interconnect Resistance in 65 nm and smaller nodes

- Electron mean free path  $\sim 40$  nm
- Wire dimensions in newer nodes approaching this value




Fig. 6. Measured Cu wire resistivity for M1 (testsite 1).

Effects which play a role :

- Surface roughness
- Scattering
- ❖ Surface
- ❖ Grain boundary

$$R(T) = \rho(T) \frac{L}{wh}$$

$$\rho(T) = \rho_0 \left( 1 + t_{\text{cr-bulk}}(T)(T - T_0) + \frac{a}{w} + \frac{\beta}{h} + \frac{b}{wh} \right)$$

(Lit.9)

# Summary

Customized devices

Increasing accurate analog requirements

smaller dimensions



Importance/Complexity increase of Spice models for CMOS passive components

# Literature

- (1): S. Capraro et al. :Design Improvement of RF 3D MIM Damascene Capacitor; Simulation Standard, Vol. 18, No. 3; 07-09/ 2008
- (2): C.C. McAndrew, T. Bettinger: Improved Parameter Extraction Procedures for the R3 Model; ICMTS 2011 Amsterdam
- (3): G. Gildenblat (Ed.): Compact Modeling, Principles, Techniques and Applications; Springer 2010
- (4): J.D. Prymak: Spice programs for aluminium, ceramic, film, and tantalum capacitors and ultracapacitors; APEC 2013
- (5): R. Caverly: CMOS RFIC Design Principles; Artech House 2007
- (6): P.Fischer, TI, VLSI Design 03/04; Uni Mannheim
- (7): R. Aparicio, A. Hajimari: Capacity Limits and Matching Properties of Integrated Capacitors, IEEE, J. SSC Vol.37, No.3, 03/2002
- (8): <http://www-device.eecs.berkeley.edu/bsim/?page=BSIM4>
- (9): N. Lu et al: Characterization, Modeling and Extraction of Cu Wire Resistance for 65 nm Technology; IEEE 2007, CICC, pp.57-60

# Acknowledgements

Michael Ettliger

Volker Kubrak

Klaus Willi Pieper

Daniel Secker

Scott Wallace

# ENERGY EFFICIENCY MOBILITY SECURITY

Innovative semiconductor solutions for energy efficiency, mobility and security.

