

*Incomplete modeling when using MOS capacitor changing
from inversion into depletion:
A comparator design as an example*

J. P. Oliveira¹, J. Goes¹, N. Paulino¹, J. Fernandes², J. Paisana³


¹ UNINOVA/ Faculdade de Ciências e Tecnologia
Campus da Faculdade de Ciências e Tecnologia
2829 – 517 Monte da Caparica – PORTUGAL
E-mail: jpao@fct.unl.pt

² INESC-ID
Rua Alves Redol, 9
1000-029 Lisboa – PORTUGAL
E-mail: jorge.fernandes@inesc-id.pt

³ IT-IST
Av. Rovisco Pais
1000-029 Lisboa – PORTUGAL

Introduction / Outline

A new comparator architecture has been developed around an input sampling switched-capacitor network with embedded pre-amplification. This amplification gain is obtained by a discrete-time operation in which a sampled input signal is held and boosted as a consequence of a MOS gate-to-ground capacitance reduction, while maintaining the total gate charge [1].



Input sampling network defines the comparison level and gain is obtained by changing the capacitance values

$$V_{12d}^{\phi 2} = \left(V_{ind} + \frac{V_{refd}}{\alpha_c} \right) \cdot \frac{\alpha_c \cdot k_{c13}}{\alpha_c + k_{c13}/k_{c24} \cdot (1 + C_L/C_{24,\phi 2})}$$


$$C_{13,\phi 1} = k_{c13} \cdot C_{13,\phi 2}, \quad C_{24,\phi 1} = k_{c24} \cdot C_{24,\phi 2}$$

A gain of 2.5 can be achieved with $C_{13,\phi 1} = 4 \cdot C_{24,\phi 1}$.

In a MOS transistor, this capacitance reduction can be accomplished by moving the transistor from **inversion into depletion** [1].



The parametric amplification speed depends also on the time needed to remove the inversion charges from the transistor channel. Therefore spice simulations have been carried out using **BSIM3v3** model, to find the maximum operation speed of the amplifier (and comparator).

Comparator using a parametric amplifier



Main results / Summary



Parametric amplifier





Simulations are not fully clear about the minimum time needed by the parametric amplifier to achieve the boost step, since they indicate an extremely low value for this transient time (lower than 0.01ps, in this case).

Some degree of theoretical validation/confirmation is needed on the BSIM3v3 model concerning the minimum time needed to remove charges from the channel of a NMOS device that changes from inversion into depletion region.

Comparator



Comparator Time response



Offset distribution from 800 Monte-Carlo SPICE simulations

Item	value
Technology	130 nm CMOS
Supply voltage	1.2 V
Power dissipation @ Fs=500MS/s	142µW
Regeneration time	210 ps
Offset standard deviation	20.3 mV
Input Capacitance (single-ended)	85 fF (sampling phase)
Energy Efficiency	0.14 pJ (per comparison)