

# Compact Model Council

Presentation for MOS-AK Panel Discussion on “Status and Future of Verilog-A Compact Modeling Standardization”

Keith Green (Texas Instruments)

CMC Chairman

[krq@ti.com](mailto:krq@ti.com)

December 12, 2012

San Francisco, CA USA

[www.geia.org/CMC---Council](http://www.geia.org/CMC---Council)

# 2012 Membership List [35]

<b>Agilent</b>	<b>AIST</b>	<b>Altera</b>	<b>Analog Devices</b>	<b>Austriamicro systems</b>
<b>Broadcom</b>	<b>Cadence</b>	<b>Cypress</b>	<b>Denso</b>	<b>Elpida</b>
<b>Fujitsu Semiconductor</b>	<b>Global Foundries</b>	<b>IBM</b>	<b>Infineon</b>	<b>Intel</b>
<b>IO Semiconductor</b>	<b>LEAP</b>	<b>LSI Corporation</b>	<b>Mentor Graphics</b>	<b>NXP</b>
<b>ProPlus</b>	<b>Qualcomm</b>	<b>Renesas Electronics</b>	<b>Ricoh</b>	<b>Samsung</b>
<b>Silvaco</b>	<b>Sony</b>	<b>STARC</b>	<b>ST Micro</b>	<b>Synopsys</b>
<b>TI</b>	<b>Toshiba</b>	<b>Toyota</b>	<b>TSMC</b>	<b>UMC</b>

[www.geia.org/CMC---Council](http://www.geia.org/CMC---Council)

# Funded University Consultants

Professor Chenming Hu, University of California at Berkeley

Professor Mitiko Muira-Mattausch, Hiroshima University

Professor Michael Schroter, University of Technology at Dresden

Professor Ramses van der Toorn, Delft University of Technology

[www.geia.org/CMC---Council](http://www.geia.org/CMC---Council)

# CMC Standards

<b>MODELS</b>	<b>BSIM-Bulk (BSIM4, BSIM6)</b>	<b>HiSIM-SOI</b>
	<b>BSIM-SOI</b>	<b>MEXTRAM</b>
	<b>BSIM-CMG</b>	<b>MOSVAR</b>
	<b>DIODE_CMC</b>	<b>PSP</b>
	<b>HICUM</b>	<b>R2_CMC</b>
	<b>HiSIM2</b>	<b>R3_CMC</b>
	<b>HiSIM-HV</b>	
<b>INTERFACES</b>	<b>Standard SPICE Language</b>	<b>TMI2</b>

Other than BSIM4, all CMC model standards are available in Verilog-a.

# CMC Activities

**DIODE\_CMC Reverse Recovery Extension**

**ETSOI Standard Model**

**GaN HEMT Standard Model**

**Layout Effect Language**

**MOSFET Pre-layout Parasitics Models**

**Application Programming Interface for Aging Simulation**

**Standard Operating Point Variables**

**Verilog-A Recommended Best Practices**

**Model standards will be available in Verilog-a.**