



Introduction

Double-gate (DG) structure (Fig. 1) improves SCE control, and, if undoped, reduces the problem of the fluctuations of impurity concentration [1]. The standard threshold definition is no longer valid in undoped devices, therefore a new threshold voltage model is proposed for symmetrical undoped double gate MOS transistor (DGMOSFET).

Threshold definition

The dependence of surface potential on gate voltage (Fig.2) is linear in the subthreshold region ($\phi_s \approx V_{GS} - V_{FB} = V_G$) and non-linear above threshold. The new definition states that threshold is at the point where this dependence deviates sufficiently (by $\Delta\phi_s$ – a fitting parameter) from linearity. The value of $\Delta\phi_s$ will be established later by means of a comparison with ATLAS [2] simulations.




Fig.1. Simplified cross-section of a symmetrical double-gate MOSFET




Fig.2. Surface potential (ϕ_s) vs. gate voltage at zero drain voltage




Fig.3. Electric field across the channel

Calculations

Derivation of an analytic description of V_T requires a closed form model of the ϕ_s versus V_G dependence. Since the electric field (Fig.3) across the channel is almost a linear function of position, the potential across the channel can be approximated as:

$$\phi(x, V_G, \dots) = g(V_G, \dots)x^2 + p(V_G, \dots)x + h(V_G, \dots)$$

Solving Poisson's equation in the middle of the channel, one obtains:

$$\phi(x, V_G) = \frac{kT}{q} \text{W} \left(\frac{t_{Si}^2 + \frac{\epsilon_{Si}}{\epsilon_{ox}} t_{ox} t_{Si}}{kT} \frac{q^2 n_i}{2 \epsilon_{Si}} e^{\frac{q(V_G - V_b)}{kT}} \right) \left(\frac{x^2}{t_{Si}^2 + \frac{\epsilon_{Si}}{\epsilon_{ox}} t_{ox} t_{Si}} - 1 \right) + V_G$$

Where: t_{Si} channel thickness

t_{ox} dielectric thickness, other symbols have their usual meaning

Using this formula with the threshold definition described above yields:

$$V_T = \frac{kT}{q} \ln \left(\frac{2 \epsilon_{ox} \Delta \phi_s}{q n_i t_{ox} t_{Si}} \right) + \Delta \phi_s \left(\frac{\epsilon_{ox} t_{Si}}{\epsilon_{Si} t_{ox}} + 1 \right) + V_b$$

Summary

A comparison of the threshold voltage calculated according to the new model with that extracted from ATLAS simulations of I-V characteristics for a wide range of device parameters (channel and oxide thickness) indicated that the best fit is obtained when $\Delta\phi_s$ is 1.1 kT/q. The relative error does not exceed 10 percent over the entire range of channel and dielectric thickness interesting for modern microelectronics. Comparison with other existing models [3-6] (Figs. 4, 5) shows that the proposed model can be effectively used as a basis for more complex considerations.

It is also worth noting that the accuracy of the proposed approximate potential description is similar to the more complex model presented in [7].

- [1] The International Technology Roadmap for Semiconductors, online: <http://itrs.net>
- [2] ATLAS User's Manual, SILVACO International, 2005
- [3] Y.Taur, IEEE Electron Dev. Lett. Vol. 21, no. 5, 2000, 245-247
- [4] Q.Chen et al., IEEE Trans. Electron Dev. Vol 50, no. 7, 2003, 1631-1637
- [5] C.-H. Shih et al., Semicond. Sci. Technol. 24 (2009) 105012 (8pp)
- [6] A. Tsormpatzoglou et al., IEEE Trans. Electron Dev, Vol. 55, No. 9, 2008
- [7] A.Ortiz-Conde et al., IEEE Trans. Electron Dev. Vol. 52, no. 7, 2005, 1669-1672




Fig.4. Threshold voltage vs. dielectric thickness for $t_{Si} = 20\text{nm}$




Fig.5. Threshold voltage vs. channel thickness for $t_{ox} = 2\text{nm}$

Acknowledgement

This work was supported by Polish Ministry of Science and Higher Education under research project no. 515444933 and by the European Community's Seventh Framework Programme (FP7/2007-2013) under grant agreement no. 216171 – NANOSIL