



Analytical Modelling of Short Channel Planar FDSOI and Triple-gate FET Transistors



R. Ritzenthaler¹, F. Lime¹, O. Faynot²,
S. Cristoloveanu³, and B. Iñiguez¹
¹ Rovira I Virgili University (URV/ETSE), Tarragona, Spain
² CEA/LETI, Grenoble, France
³ Minatec, Grenoble, France
Contact: romain.ritzenhaler@urv.cat



1. Context & motivations

- Triple-gate (TGFETs) devices [1,2]: better electrostatic control of the body
- During channel etch, the BOX can be overetched: NFETs [3], QFETs [4].
- This paper: definition of a short channel analytical model for TGFET/planar FDSOI transistors.

2. Subthreshold Currents

• 3D solution of the Laplace's equation, using Fourier's series development [5]:

$$I_{DS} = \frac{\mu q n_i V_T}{L_G} (1 - e^{-V_{GS}/V_T}) WH \frac{2e^{(W/2L_G)Z_C} V_T + e^{-V_{GS}/V_T}}{3}$$

We bring the first order in the length, L_G the gate length, z_c the overetch depth, n_i the BOX parameter, V_T the silicon permittivity, V_{GS} the front-gate bias (top), V_{DS} the drain voltage, V_{GS} and V_{DS} are defined in the Appendix.

• 'Most leaky path' approximation and integration of the potential, subthreshold current expressed as:


$$I_{DS} = \frac{\mu q n_i V_T}{L_G} (1 - e^{-V_{GS}/V_T}) WH \frac{2e^{(W/2L_G)Z_C} V_T + e^{-V_{GS}/V_T}}{3}$$

3. Device Scaling

• Model extensible to a wide range of transistors (PFET, TGFET, DGFET, FinFETs, GAA, planar FDSOI transistors):

| Structure | Extension |
|--------------|--------------|
| Planar FDSOI | Box etch |
| PFET | L_G top |
| Planar FDSOI | L_G bottom |
| DGFET | L_G top |
| Planar FDSOI | L_G bottom |

Necessary devices dimensions (criterion: $SS = 75$ mV/dec) vs. gate length for planar FDSOI, DGFETs, TGFETs, PiFETs and GAA transistors. Coloured areas: results obtained with the natural length [1,6].



Correct description of the short channel subthreshold performance of PFET transistors

4. Full characteristics

• Using a simplified expression for the strong inversion and interpolation functions for the moderate inversion:

➤ Total drain current expressed as:

$$I_{D,TOT} = \frac{I_{D,SI}^{1/n_1} + I_{D,MI}^{1/n_2}}{1 + \left(\frac{I_{D,SI}^{1/n_1}}{I_{D,MI}^{1/n_2}} \right)^{n_1}}$$

with:

$$I_{D,SI} = \frac{\mu q n_i V_T}{L_G} (1 - e^{-V_{GS}/V_T}) WH \frac{2e^{(W/2L_G)Z_C} V_T + e^{-V_{GS}/V_T}}{3}$$
 Weak inversion

$$I_{D,MI} = \mu C_{ox} \frac{W + 2H}{L_G} V_{DS} n_i \ln \left[1 + \exp\left(\frac{V_{GS} - V_{TH} - V_{DS}/2}{\eta_2} \right) \right]$$
 Strong inversion

With η_1, η_2 two fitting parameters related to the moderate inversion regime.


Analytical model valid in weak, moderate and strong inversion

5. Conclusions



- Analytical model for the subthreshold current of PFET/TGFET/FinFET/DGFET/GAA/planar FDSOI transistors.
- Application to device scaling of Multiple-gate devices.
- Extension of the analytical model in strong and moderate inversion for short channel planar FDSOI and TGFET transistors.

Acknowledgements: this work was supported by the European project COMON (Compact Modeling Network, ref. pro. 218255) under the IAPP-FP7 framework program (Marie Curie Action).





2010 MOS-AK workshop (Sevilla, Spain, September 2010)



TGFET (a-b), PFET (c) and QFET (d) transistors.



Longitudinal (a) and transversal (b) cut of a QFET transistor.




Comparison model/measurements: subthreshold currents (a), Subthreshold slope, Roll-off (c) and DIBL (d).

Correct description of the short channel subthreshold performance of PFET transistors

• Simplifying the subthreshold current, approximated subthreshold slope expressed as:




$$I_{DS} = \frac{\mu q n_i V_T}{L_G} (1 - e^{-V_{GS}/V_T}) WH \frac{2e^{(W/2L_G)Z_C} V_T + e^{-V_{GS}/V_T}}{3}$$



Comparison between subthreshold slope obtained with the analytical solution (dashed lines), the approximated formula (solid lines) and numerical simulations (TGFET - triangles, PiFET - diamonds, Planar FDSOI devices - squares).



Pseudo-compact (N-5) of the subthreshold slope with a 20% precision

Planar Fully Depleted SOI transistors ($t_{Si} = 13$ nm):



Comparison model/simulations (a) and model/measurements (b-c) in the linear regime for planar FDSOI devices.

TGFET transistors (H = 26 nm, W = 40 to 80 nm):



Comparison model/measurements (a-b) in the linear regime for TGFET devices.

[1] J.-P. Colinge et al., "FinFETs and Other Multi-Gate Transistors", Springer, ISBN 978-0-387-71751-7, 2007.
[2] B. Doyle et al., VLSI Tech. Dig., pp. 132-133, 2003.
[3] J.-T. Park et al., IEEE EDL, vol. 22, no. 8, pp. 405-406, Aug. 2001.
[4] F.-L. Yang et al., IEDM'02 Technical Digest, pp. 255-258, 2002.
[5] R. Ritzenthaler et al., "3D Analytical Modelling of Subthreshold Characteristics in Pi-Gate FinFET Transistors", proc. of the 40th ESSDERC conference, 2010.
[6] K. Suzuki et al., "Scaling theory for Double-gate SOI MOSFETs", IEEE TED, vol. 40, no. 12, 1993.