

11th International MOS-AK Workshop

(co-located with the IEDM and CMC Meetings)
Silicon Valley, December 5, 2018

Impact of Basal Plane Dislocations and Ruggedness of 10 kV 4H-SiC Transistors

V. Veliadis*, A. Kumar, S. Parashar, and S. Bhattacharya North Carolina State University, Raleigh, NC USA

*Deputy Executive Director and CTO, PowerAmerica Professor ECE North Carolina State University, Raleigh, NC USA jvveliad@ncsu.edu

PowerAmerica is a U.S. Department of Energy WBG Semiconductor Manufacturing Institute



- The U.S Department of Energy launched the PowerAmerica Institute to Accelerate Adoption of Wide Band Gap (WBG) power electronics.
- PowerAmerica started operations in 2015 with \$140M funds over 5 years, and is managed by North Carolina State University in Raleigh, NC USA.
- PowerAmerica addresses gaps in WBG power technology to enable <u>U.S. manufacturing job creation</u> and <u>energy savings</u>.





PowerAmerica is a Member Led Manufacturing Institute Active in All Areas of the Power GaN/SiC Supply Chain



SiC Foundry





SiC Devices Circuits & Modules



AgileSwitch°



MONOLITH Semiconductor inc.



Microsemi. Power Matters.









GaN Devices & Circuits







WBG Systems






















Academic

































Gov. Labs














SiC and GaN Power Devices Allow for More Efficient and Novel Power Electronics





Device Thickness

$$W_{N} = \left(\frac{3}{2}\right) \left(\frac{V_{B}}{E_{C}}\right)$$

Device Resistance


$$R_{ON,SP} = \left(\frac{3}{2}\right)^3 \frac{V_B^2}{\mu_N \varepsilon_S E_C^3}$$

<u>Large Bandgap</u> and <u>Critical Electric Field</u> allow for high voltage devices with thinner layers: lower resistance and associated conduction losses

Thinner layer and low specific on-resistance allow for smaller form factor that reduces capacitance: higher frequency operation, reduced size passives

Large SiC Bandgap and Thermal Conductivity Enable Robust High Temperature Operation with Reduced Cooling






SiC/GaN devices enable more efficient, lighter, smaller form factor power electronics operating at high frequencies, and at elevated temperatures with reduced cooling.

Large Bandgap results in relatively low intrinsic carrier concentration: low leakage and robust high temperature operation

Large Thermal Conductivity: high power operation with reduced cooling requirements

WBG Devices Are Uniquely Positioned to Enable Next Generation Power Electronics Growth







Reliability and Ruggedness are Prerequisites for Wide SiC Power Electronics Adoption



- Material quality and fabrication improvements contribute to device reliability
 - Minimize wafer material defects and improve planarity
 - Eliminate defect generation during processing
- Ruggedness is a device design trade-off
 - Design rugged SiC devices with safe operating areas similar to Si







Basal Plane Dislocations Can Compromise SiC Device Reliability and Performance



- Basal Plane Dislocations (BPDs) are defects that can propagate from the substrate to the epitaxial layers where devices are fabricated (material defects).
- Basal plane dislocations can also be generated during the high temperature SiC ion implantation process (processing defects).
- Under bipolar current flow, electron-hole pair recombination at BPDs induces stacking faults, which degrade device electrical characteristics.
- Electron-hole conduction occurs in bipolar devices and in certain modes of unipolar device operation; <u>unipolar devices are also affected by BPDs.</u>
- Techniques are being developed to convert substrate BPDs into benign "Threading Edge Dislocations", and to eliminate BPD generation during implantation.







BPD induced stacking fault related degradation has limited adoption of high voltage SiC power devices

Bipolar Current Flow in the Thick Drift Epilayers of SiC Devices Can Degrade Electrical Characteristics







PiN diode V_r degradation and recovery¹



Merged PiN-Schottky (MPS) Diode V_r degradation and recovery¹




Degradation of the body diode V_f in a 10 kV DMOSFET²




Degradation of on-state characteristics in a 10 kV DMOSFT²

JFETs with 100-µm drift Epilayers were Used to Investigate Bipolar Current Related Degradation








1.5 x 10⁻³ cm² active-area JFET 100 µm drift layer

Gate-drain breakdown voltage wafer map 9 kV at 0.1 mA/cm² overall yield is 67%

Small JFET area decouples electrical characteristics from the deleterious effects of multiple material and processing defects

Bipolar Current Stressing of JFETs can Lead to Forward Gate-Drain Voltage Degradation






JFETs were subjected to a forced bipolar gate-drain current density of 100 A/cm² (920 W/cm²)


Bipolar Current Degrades Forward Gate-Drain Voltage; Other JFET Diode Characteristics are Unaffected







Bipolar Current Flow Degrades Trans-conductance and Forward On-state Current











Blocking Voltage is Unchanged, Trans-conductance and On-state Degrade






Degraded JFETs were Annealed at 350 °C for 96 hours in a N₂ Environment



Annealing Reverses Bipolar Current Induced Degradation in SiC PiN and MPS Diodes

- 350 °C JFET anneal conditions:
- •4 cycles of 24 hours with ramp up and ramp down
- •96 hours total of continuous anneal




Will annealing reverse BPD related degradation in JFETs?

Does annealing affect non-degraded JFET electrical characteristics?


JFET Annealing at 350 °C Reverses Gate-Drain Forward Voltage Degradation








JFET Annealing at 350 °C Reverses Forward On-state Current Degradations












First and only SiC transistors to demonstrate full recovery of their BPD degraded electrical characteristics


Trade-offs in Resistance and Ruggedness Drive SiC MOSFET Optimization





Avalanche Ruggedness Testing Defines Device Safe Operating Area






Investigate avalanche ruggedness of Wolfspeed Gen-3 10 kV/15 A SiC MOSFETs


Unclamped Inductive Switching Testing Characterizes Avalanche Ruggedness



Single pulse Unclamped Inductive Switching:

- The inductor L is charged to desired I_{AV}.
- Turning the DUT gate OFF results in avalanche condition.
- The device voltage shoots up to the avalanche voltage.
- Avalanche energy E_{AV} greater than the critical energy results in permanent device failure.
- Avalanche ruggedness is measured by E_{AV}.
- Inductor L is varied to obtain avalanche at different peak current levels I_{AV}.





Experimental Set-up of Single Pulse Unclamped Inductive Switching




- Air core inductors
- Pearson CT 3972
- Tektronix P6015A
 HV probe



Representative Unclamped Inductive Switching Waveforms to Catastrophic MOSFET Failure






Avalanche test waveforms for a 10kV SiC MOSFET at room temperature

$$E_{AV} = 7.65 \text{ J}, I_{AV} = 34 \text{ A}, t_{AV} = 27 \mu \text{s}, V_{AV} = 15.88 \text{ kV}, V_{DD} = 1200 \text{ V}, L = 14 \text{ mH}$$

MOSFETs Exhibit Average Avalanche Energies of 7.2 J in Unclamped Inductive Switching Testing



- Inductor L is varied to obtain four different avalanche currents.
- The average avalanche energy at failure is about 7.2 Joules.
- Extrapolating the I_{AV} t_{AV} curve to the rated current of 15 A results in t_{AV} > 40 μ s.
- Typical gate drives interrupt faults in well below 40 μs.





The 10-kV/15-A MOSFETs exhibit avalanche ruggedness with a > 40 µs time to catastrophic failure


High Voltage SiC Devices are Making Strides in Establishing Their Ruggedness and Reliability



- The effects of bipolar stress induced stacking faults on the electrical characteristics of 10 kV SiC devices have been investigated.
- Bipolar stress in the presence of BPDs can lead to forward gate-drain *p-n* junction and on-state conduction degradations that are fully recovered by high temperature annealing.
- Avalanche ruggedness of 10 kV/15 A SiC MOSFETs is characterized using Unclamped Inductive Switching testing.
- The average avalanche energy prior to catastrophic failure is 7.2 J, which is superior to that of earlier generations of 10 kV SiC MOSFETs.
- At the 15 A rated current, the time to MOSFET avalanche catastrophic failure exceeds 40 μs, which is much larger than typical gate drive fault interruption times.







PowerAmerica Accelerates WBG commercialization



11th International MOS-AK Workshop (co-located with the IEDM and CMC Meetings) Silicon Valley, December 5, 2018

WBG device fabrication in large-volume Si foundries exploits economies of scale and is key in lowering cost. Minimizing capital expenditures by exploiting the mature Si-processing capability lowers fabrication costs.

A workforce well trained in WBG power electronics is key in creating the large device demand that will spur volume manufacturing with its cost-lowering benefits.

PowerAmerica funds building-block projects in multiple areas of the WBG supply chain that synergistically culminate in large-scale WBG power electronics adoption.

Questions?