

Integrated Circuits design using open-source EDA tools and open-source PDK's

Krzysztof Herman



MOS-AK, LatAm 2025

Projects: BMFTR -> FMD-QNC (16ME0831)

IHP in a nutshell



- 0 IHP is the European research and innovation centre for silicon-based systems, ultrahigh-frequency circuits and technologies,
- 0 Unique selling point of a 200mm pilot line for state-of-the-art BiCMOS technologies, operated under industry-like conditions, 24/7, for the provision of prototypes and low-volume production runs.
- 0 Qualified technological platform with direct access for science and industry
- 0 Vertical structure from material research to system architecture
- 0 350+ employees, 40+ nationalities



Vision

"We create foundations and prototype applications based on future silicon-based technologies and systems for a digitalized and networked world as well as for the sustainable preservation of our natural living conditions."

130nm SiGe BiCMOS Technologies for RF Applications





	SG13S	SG13G2	SG13G3Cu
HBT f_t / f_{max}	250 / 340 GHz	350 / 450 GHz	470 / 650 GHz
$W_{Emitter}$	170 nm	130 nm	110 nm
HBT BV_{CEO}	1.7 V	1.6 V	1.5 V
CMOS node	130 nm		
Active devices	Schottky diodes, Antenna diodes, PN diodes, ESD		
Varactors	NMOS Varactor		
TWIN-RELECTors	Poly-Si, Thin Film		Poly-Si
MIM Caps	1.5 fF / μm^2 (Al) 2.1 fF / μm^2 (Cu)	1.5 fF / μm^2 (Al) 2.1 fF / μm^2 (Cu)	2.1 fF / μm^2
Metallization	7 Layers AL incl. 2 & 3 μm layers or *Cu: 4 + 2 (3 μm) Al: 2 (3 μm)	7 Layers AL incl. 2 & 3 μm layers or *Cu: 4 + 2 (3 μm) Al: 2 (3 μm)	*Cu: 4 + 2 (3 μm) Al: 2 (3 μm)

*Cu BEOL from X FAB

- SG13G2 technology was selected for the development of an open source PDK

- Target are high-end technology developments, low volume market introduction, technology transfer for potential mass production in commercial fabs
- SG13S & SG13G2 are qualified and ready for Low Volume of high end products
- SG13G3Cu is early access - qualification scheduled 2025



What is open-source ?



*Open source is software whose source code is publicly available under a license that lets anyone **use, study, modify, and share** it.*

Two big license families:

- 0 **Permissive** (MIT, BSD, Apache-2.0): few restrictions; OK for closed-source forks.
- 0 **Copyleft** (GPL, AGPL, LGPL): derivatives must remain open under similar terms
- 0 **Dual license** – is a frequent option

Well known and used open-source projects:

- 0 Linux kernel
- 0 Android OS
- 0 RISC-V ISA




Red Hat (RHEL) — subscriptions, support & services around open-source Linux (acquired by IBM for ~\$34B).




Inside the app: PowerPoint → **File** → **Account** → **About PowerPoint** → look for **Third-Party Notices/Additional Credits**.
Microsoft includes a “Third-Party Software Notices and Information” page with the open-source licenses used in that build


Traditional ASIC development (academic perspective)



Open source silicon development cycle






Analog/RF Open Source Design Flow: status at a glance



- KLayout-oriented flow
 - Layout design
 - Parameterizable cells
 - Physical Verification
- QUCS-S, xschem
- ngspice, Xyce, gnucap, VACASK
- Openvaf, ADMS
- OpenEMS, ElmerFEM, AWS Palace

Digital LibreLane based flow



<https://github.com/librelane/librelane>

Process Design Kit – what is that ?



Process Design Kit aka. PDK is a set of information called libraries to make the designer's life easier. Additionally a PDK:

- 0 is process specific: SG13G2, SKY130A, GF180mcuC,
- 0 the information should be compatible with the standards/tools,
- 0 contains building blocks: standard cells, IO cells, macros, primitive devices,
- 0 delivers symbols for schematics and Pcells for layout
- 0 provides models for simulators,
- 0 includes rules for checking DRC and LVS aka. “decks”,
- 0 comes with process specifications and layout rule manual,
- 0 showcases examples of use of the technology

EDA tools + PDK =
Design Environment



Open source PDK's comparison



- 150 nm triple pwell process
- 1.8 V core CMOS 3.3 V and 5 V / 10.5 V / 11 V / 16 V high-voltage MOS options
- Multiple threshold flavors (LVT, RVT, HVT)
- Native NMOS and isolated devices
- Parasitic lateral PNP and vertical NPN transistors
- Schottky and ESD diodes (standard, HV, antenna, photo)
- Poly-silicon resistors (low-R, high-R) Diffusion and well resistors (N+, P+, P-well)
- MiM and MOS capacitors (multiple density options)
- Inductor structures supported (via top metals) 5
- metal BEOL stack



- 180 nm CMOS mixed-signal / MCU technology
- 1.8 V / 3.3 V / 5 V / 6 V MOS devices LVT / RVT / HVT MOSFET options (low, regular, high Vt) Native NMOS (low-Vt) devices
- Isolated N-well / P-well devices
- Diodes: signal, ESD, and high-voltage junction types
- Optional parasitic vertical NPN / lateral PNP devices
- Poly-silicon resistors (high R and low R variants)
- Diffusion and well resistors (N+ / P+ / P-well)
- MiM capacitor (metal-insulator-metal) MOS capacitor (gate oxide) Up to 6-metal BEOL (5 thin + 1 thick)
- Inductor-capable top metals for RF



- 130 nm triple pwell BiCMOS:C process
- Ultra fast HBT's
- 1.2/3.3 CMOS
- Schottky, antenna diodes
- Svaricap
- ESD devices
- PNP lateral device
- isolation box
- 3 poly res
- MiM capacitor
- 7 metal BEOL (5 thin, 2 thick),
- Inductor capable
- RF analog + mixed signal



- 55 nm CMOS process
- Digital design oriented
- Abstracted views
- 745 std cells!
- 7 metal BEOL
- WiP
- iEDA + iPD down to 28 nm

Open source PDK's comparison – digital primitives



PDK	Standard Cells	I/O Cell Library	SRAM / Memory Macros	Notes
SkyWater SKY130	Yes — multiple libraries (HD, HS, MS, LS, LP, HVL)	Yes — sky130_fd_io covers full pad set	Partial — OpenRAM and 3rd-party SRAM macros available	Strong ecosystem, proven in open-source tape-outs; SRAM user-integrated
IHP SG13G2 (130 nm BiCMOS)	Yes — base standard cell set provided	Yes — full IO cellset (CDL, GDS, LEF, Liberty, Verilog)	Yes — 6 SRAM variants (64×64 → 2048×64) included	Excellent primitive coverage; still “preview” maturity
GF180MCU (180 nm)	Yes — 7-track and 9-track libraries	Yes — gf180mcu_fd_io I/O ring library	Yes — SRAM macros provided	Complete primitive set; older technology; experimental open PDK

How to start ?



Education

- Books: L. Baker, W. Sansen
- Youtube (fossi foundation)
- Courses
- Matrix Fossi channel




Practice

- Reverse engineering
- Design experience
- Setup the tools on linux





git



Participation

- Contribution to the OSS ecosystem

```
Notepad++ v6.3.2 regression-fixes, bug-fixes and new enhancements:
1. Fix incorrect message while double clicking on search result regression.
2. Fix regression: file can't be saved if it's set to other charset before.
   Fix UI: comment config input fields broken regression.
3. Fix UI: dialog crash issue on over 30 created files.
4. Add sorting document tab order: command by name, path, type and size.
5. Add API: APPSETCURRENTLINESTR and variable $CURRENT_LINESTR for RunDlg.
6. Support better: file (online & session file adaptation).
7. Fix auto-completion sort order problem due to file icon.
8. Refine auto-saving condition on each behaviour.
9. Enhance performance on exit with certain settings.
10. Fix auto-complete case insensitive not working issue.
11. Fix saving problem (regression) with "openative" alias in v6.3 binary.
12.
13.
14.
15.
16.
17. Notepad++ v6.3.1 regression-fixes, bug-fixes and enhancement:
18.
19. Fix MN tag adding or mark deletion crash issue.
20. Fix wrong cursor position on opened file & column "col" parse not working regression.
   report "Double backup on save (simple) feature by default".
21. Fix path completion not working regression.
22. Restore auto-completion insert selection default behaviour (now with both ENTER & TAB as expected).
23. Fix path completion not working regression.
24. Fix target directory parameter (%b) ignored by v6.6 installer regression.
25. Add icons in front of function items of auto completion to distinguish from word items.
26. Fix file dialog "Append extension" checkbox not working on empty folder.
27. Fix link part of help page (customized) line not persistent issue.
28. Fix APPN_RELDIRSILE not working with converted 8.1 DOS file name bug.
29.
30.
```



Courses on github



- 0 Boris Murmann -> ECE628
- 0 Harald Pretl
- 0 Carsten Wulff
- 0 Zero to Asic
- 0 IHP GPT ;)



Analog Circuit Design

AUTHORS
Harald Pretl
Michael Koefinger
Simon Dorrer

AFFILIATION
Johannes Kepler University

PUBLISHED
October 28, 2025

1 Introduction

This is the material for an intermediate number 336.009 ("KV Analoge Schaltung")

The course makes heavy use of circuit simulation. The 130nm CMOS technology **SG130**

Radio-Frequency Integrated Circuits

AUTHOR
Harald Pretl

AFFILIATION
Johannes Kepler University

PUBLISHED
October 29, 2025

1 Introduction

This is the material for an introductory radio-frequency integrated circuits course. The contents are largely based on ([Razavi 2011](#)) and ([Darabi 2020](#)); these two books are an excellent introduction into this topic and are highly recommended! For a general introduction into RF and microwave ([Pozar 2011](#)) is a great read!


It is assumed that readers are familiar with the contents of this [Analog Circuit Design](#) course.

Education

From 2021 I've been teaching courses at NTNU.

Advanced Integrated Circuits

- aic2025 - PDF epub
- aic2024 - PDF epub
- aic2023 - PDF epub
- aic2022



Design examples and courses of IHP



IHP-GmbH / IHP-AnalogAcademy

Code Issues 32 Pull requests Actions Projects

IHP-AnalogAcademy Private

main 2 Branches 0 Tags

OS-EDA / Course

Code Issues 3 Pull requests Projects Wiki Security Insights

Course Public

main 1 Branch 10 Tags

Go to file




Table of contents

- [Introduction to IHP Open PDK and SG13G2 Technology](#)
- [Foundations](#)
- [Bandgap Reference](#)
- [50GHz Medium Power Amplifier](#)
- [8-bit SAR ADC](#)
- [Final Thoughts](#)

Course instance: 1 Week, hands on

Mon	Tue	Wed	Thu	Fri
L1: Introduction	Q1, Q2: Recap Feedback	Q3, Q4: Recap Feedback	Q5, Q6: Recap Feedback	Q7: Recap
T1: Training	L3: Verilog T3: Training	L5: PDK T5: Training	L7: OpenROAD Flow scripts T7: Training	L8: Tapeout Feedback
L2: OpenROAD tools	L4: OpenROAD first run	L6: OpenROAD GUI	L7: OpenROAD Flow scripts 2	Spare time and Wrap-Up
T2: Training	T4: Training	T6: Training	T7: Training	

L : Lectures
T : Training and Hands-On
Q : Questions

Tools



- 0 Docker images- JKU, IEEE UNICAS
- 0 Setup own machine at the university
- 0 Build your own capacities to setup and maintain the tools
- 0 Experiment with coding agents to contribute



IEEE UNICAS and SSCS activities



The screenshot shows the IEEE Solid-State Circuits Society (SSCS) website. The top navigation bar includes links for About, Awards & Recognitions, Society & Involvement, Education, and Publications. The main header features the IEEE logo and a search icon. The page title is "IEEE SSCS 'Code-a-Chip' Travel Grant Awards". Below the title, there is a breadcrumb trail: Home > Membership > SSCS Awards > IEEE SSCS 'Code-a-Chip' Travel Grant Awards. The main content area is currently blank, suggesting the page content is not fully rendered or is obscured by a dark overlay.



About Awards & Recognitions Society & Involvement Education Publications

Home > Universalization of IC Design From CASS (UNIC-CASS)

Universalization of IC Design from CASS (UNIC-CASS)

The Universalization of IC Design from CASS (UNIC-CASS) program is a structured end-to-end Integrated Circuit (IC) design-to-test experiential learning. The program aims to improve the know-how and accessibility to IC Design technologies for enthusiasts and design communities worldwide in low-to-middle-income and/or low-opportunity countries. This program is in strategic cooperation with the Solid-State Circuits Society which serves geographically-complementing locations.

- UNIC-CASS Mentoring Session Recordings & Presentations
- Frequently Asked Questions (FAQ)



About Events Membership Education Publications Conferences Technical Committees

Join SSCS

IEEE SSCS "Code-a-Chip" Travel Grant Awards

Home > Membership > SSCS Awards > IEEE SSCS "Code-a-Chip" Travel Grant Awards

IEEE SSCS TC-OSE "Code-a-Chip" Travel Grant Awards at ISSCC'26

The IEEE SSCS Code-a-Chip Travel Grant Award was created to:



Low cost access to the silicon using open-source PDKs



- 0 ChipFoundry.io
- 0 996 USD/ sq. mm
- 0 Padframe + SOC+ Board
- 0 100 x QFN
- 0 RTL to GDS open source flow
- 0 4 months turn around time
- 0 Not disclosed designs



- 0 TBD
- 0 5576 USD/sq. mm



FOSS 180nm Production PDK
github.com/google/gf180mcu-pdk

- 0 Wafer.space
- 0 350 USD/sq. mm
- 0 Min area 20 sq. mm.
- 0 1000 bare dies
- 0 4 months turn around time
- 0 Not disclosed designs







IHP-Open-PDK

- 0 IHP
- 0 SG13CMOS5L
- 0 1500 EUR/sq. mm
- 0 20 bare dies
- 0 4 months turn around time
- 0 Wafer sharing in EU
- 0 Min area 1 sq. mm.
- 0 Open source – yes
- 0 Not disclosed – yes (higher price)

The future – Joint Evaluation – get involved!








- Receiving your own silicon is just one milestone—it doesn't mean the development cycle is complete.
- The samples/wafers from free OpenMPW will be stored at IHP
- Anybody can rent chips for measurements
- Silicon cross validation as research good practices
- Verified IP can become part of an open-source design library
- **How to organize the measurement to balance the load of the measurements lab ?**
- **How to organize the data processing ?**



IHP – Open Test Structures




- Test structures to characterize the process
- Fully open source
- Documented testfields – layout + DUT parameters
- Diced chips can be shared anywhere
- Wafer sharing in EU is an option



The future – European Chip Design Platform with open-source



- Chips JU initiative for SME's (training, acceleration)
- Cloud based design environment with EDA tools, flows and IP's
- Open source is part of the platform: Analog, RF, AMS, Digital and Photonics related tools, flows
- Open-source design library: open source IP's





IHP Open-source ADK Development



- IHP Silicon Interposer Technology
 - 130 nm Back-end of line (BEOL)
 - High-resistive silicon wafer
 - 4 Aluminum Metallization (3/2/0.49/0.49 μm)
 - MIM Capacitor (TM1-M5, 1.5 fF/ μm^2)
 - TFR Resistor (TiN - TFR, M5-M4, 25 Ω/\square)




Heterogenous integration



IHP internship opportunities



- 3 months paid internship (we do not cover the travel expenses),
- work visa,
- preferably early master, late undergrads students,
- dedicated task development (ie. RF components modeling and simulation using XSPICE and EM simulator)



How to reach us



Email


→ openpdk@ihp-microelectronics.com



GitHub

→ issues – for reporting issues, questions

→ discussions – for requesting features





Open Source Fossi-Chat.org channel:

#ihp-sg13g2

→ general discussions

→ announcements



Acknowledgements



To BMFTR -> FMD-QNC (16ME0831) <https://www.elektronikforschung.de/projekte/fmd-qnc>

To our team at IHP



To all members of the open-source community who have supported and contributed our initiatives



Thank you for your attention!

IHP GmbH – Innovations for High Performance Microelectronics

Im Technologiepark 25

15236 Frankfurt (Oder)

Tel.: +49 (0) 335 5625 380

E-Mail: herman@ihp-microelectronics.com

