Arbeitskreis
MOS-Modelle und Parameterextraktion MOS Modeling and Parameter Extraction Working Group MOS-AK/GSA Workshop, Dec.8, 2010 California (co-located with the CMC Meeting and IEDM Conference) |
MOS-AK/GSA Workshop Sponsors |
Technical MOS-AK/GSA Program Promoters |
The MOSIS Services |
Final MOS-AK/GSA Workshop Program |
Agenda: |
|
|||||
|
||||||
9:00 - 12:00 | Morning Session - Chair: Ian Getreu, IG Associates | |||||
T_1 |
Time and Frequency Domain Transistor Modeling Based on Nonlinear Vector Network Analyzer Data David E. Root, Jason Horn, Jianjun Xu, Franz Sischka and Y. Yanagimoto Agilent Technologies |
|||||
T_2 |
Modeling the Bipolar Transistor for Bandgap Reference Simulations Michael O. Peralta Medtronic |
|||||
T_3 |
Developing Verilog-A models for RF Simulation Marek Mierzwinski, Patrick O'Halloran, Boris Troyanovsky, and David Sharrit Tiburon DA |
|||||
10:30 - 11:00 | Coffee break | |||||
T_4 |
Ngspice: an Open Platform for Modeling and Simulation from Device to Board Level Paolo Nenzi1,2, Vittorio Delitala2, Marco Garzuoli2, Robert Larice1, Antonio Mastrandrea2, Mauro Olivieri2, Stefano Perticaroli2, Fabrizio Ramundo2, Lionel Sainte-Cluque1, Ljiljana Trajkovic3, Holger Vogt2, Dietmar Warning2. 1 Ngspice development team; 2) Department of Information Engineering, Electronics and Telecommunication (DIET), “Sapienza” – Universitą di Roma; 3) School of Engineering Science, Simon Fraser University |
|||||
T_5 |
Assessment of ETSOI MOSFET Modeling with BSIMSOI Brian Chen Accelicon Technologies |
|||||
T_6 |
Accurate Flicker Noise Measurement up to 40 MHz for Scalable Device Modeling ToeNaing Swe Cascade Microtech, Inc. |
|||||
12:00 -13:00 | Lunch | |||||
13:00 -16:00 | Afternoon Session - Chair: Larry Nagel, Omega Enterprises Consulting | |||||
T_7 |
Compact Model of Independent Gate Asymmetric DGFET G. Dessai and G. Gildenblat ASU |
|||||
T_8 |
A Multi-Gate CMOS Compact Model – BSIMMG Darsen Lu, Sriramkumar Venogopalan, Tanvir Morshed, Yogesh Chauhan, Chung-Hsun Lin, Ali Niknejad and Chenming Hu UC Berkeley |
|||||
T_9 |
M. B. Machado, T. de Oliveira, M. C. Schneider and C. Galup-Montoro Direct Determination of MOSFET Parameters from the ID versus VS Curve at Low VDS Federal University of Santa Catarina (Brazil) |
|||||
14:30 - 15:00 | Coffee break | |||||
T_10 |
A brief introduction to Compact Model Technology Computer Aided Design Yuri Mahotin M+Technologies |
|||||
T_11 |
Comparison of 32nm High-k Metal Gate Predictive
Technology Model CMOS and MOSFET-Like CNFET Compact Model Based Domino
Logic Circuits Saravana Maruthamuthu Infineon Technologies, India |
|||||
16:00 | End of the MOS-AK/GSA Workshop | |||||
Committees: |
Local Organizing Committee:
|
|
|
|