

A Stack-Based Routing methodology for nanometric CMOS Devices



Stéphanie YOUSSEF, Damien DUPUIS, Ramy ISKANDER and Marie-Minerve LOUËRAT

Target: Procedural routing implemented in our nanometric layout generation tool for analog devices.


Application: The differential pair device: interdigitated, symmetrical, M2-Module and 2D-Common Centroid styles.

1 Intra-Stack Routing Methodology


I. Idea:

- Reserved tracks for routing the nets of the stacks.
- Net by Net ex: D1, D2, S, G1, G2, .. etc.
- Pattern: Comb, Serpentine or mixed.
- Routing is kept inside the stack's width.


II. Examples:



a. Differential pair interdigitation style



One stack with reserved tracks.




b. Differential pair symmetrical style

2 Inter-Stack Routing Methodology


I. Idea:

- A set of intra-routed Stacks.
- Segment to segment routing.
- Pattern: Line, L-shape, U-shape or Z-shape.
- Routing performed around and between stacks.

II. Examples:



a. Differential pair M2 module style.



b. Differential pair 2D common centroid

3 Parameters for compact modeling:

Automatic layout-dependent computation:

- Style parameters ex: M, NDint, NDext, NSint, NSext, .. etc
- Diffusion parameters: As, Ad, Ps, Pd.
- Stress effect parameters: Sa, Sb, .. etc
- Routing parameters: Parasitic capacitors and resistances

$$\mu_{eff} = \frac{1 + \rho_{\mu_{eff}}(S_a + S_b)}{1 + \rho_{\mu_{eff}}(S_{a_{ref}} + S_{b_{ref}})} \mu_{eff0}$$

$$V_{sat} = \frac{1 + K \cdot \rho_{\mu_{eff}}(S_a + S_b)}{1 + K \cdot \rho_{\mu_{eff}}(S_{a_{ref}} + S_{b_{ref}})} V_{sat0}$$