


#### **Open-Source Neuromorphic Computing**


Jason K. Eshraghian Assistant Professor, ECE, UC Santa Cruz


13 December 2023



#### UCSC Neuromorphic Computing Group







Power bill of training AI in data centers: >\$1 million

Power budget of brains: ~12 watts

At the UCSC NCG, our goal is to bridge this gap by applying principles from neuroscience to build better technology.



Lab Logo Generated by Stable Diffusion

Ph.D. Students
Binh Nguyen
Ruijie Zhu
Juan Lu
Coen Arrow
Assel Kembay












Undergraduate Students
Farhad Modaresi
Sreyes Venkatesh
Skye Gunasekaran
Hannah Cohen-Sandler


Ruhai Lin Dylan Louie Sahil Konjarla






#### Circuits from $1D \rightarrow 2D \rightarrow 3D \rightarrow ...4D$ ?








Samsung Newsroom, 2019.

Western Digital, 2018.

AMD, ISSCC 2022.




Sony & Prophesee, 2021.




Take the computational principles that underpin the brain and integrate them with silicon

- TinyML
- Compressed Models
- Quantization
- Spike-based processing
- Temporal coding
- In-memory computing
- Dataflow


Neuromorphic Computing




### In-Memory Processing Using RRAM Crossbars



## In-Memory Processing Using RRAM Crossbars



### In-Memory Processing Using RRAM Crossbars




**CLK** — N5

**Pre-Charged** 

Sense-Amplifier

	Our Work	Mythic
Technology	65 nm	40 nm
CLK Freq (MHz)	40 - ADC 100 - RRAM	170
Power (W)	1.89	5
TOPS/W	5.90	4
Quantization	Reconfigurable	8-bit



#### Challenges


- 1.5-3x improvements are insufficient to justify startup costs for a new process
- Scaling challenges: advanced processes are not optimized for analog operation: thermal noise
  - ADCs still <u>dominate latency</u>, and <u>~50% energy consumption</u>
    - Removal of ADCs requires algorithm-level optimization

spike-based processing?




#### Toward Biological Networks: The Three S's

**Spikes:** Biological neurons interact via single-bit spikes




**Sparsity:** Biological neurons spend most of their time at rest, setting most activations to zero at any given time

**Static Suppression (aka Event-driven Processing):** The sensory periphery only processes information when there is *new* information to process





## The Leaky Integrate-and-Fire Neuron




- Bilipid thin-film membrane surrounded by ions: capacitive
- Ion-leakage/transfer: resistive
- The leaky integrate-and-fire neuron is just a 1st-order lowpass filter, i.e., an RC circuit


The neuroscientists stole from electrical engineers so it's time to steal back from them








#### A Recurrent Representation





#### **Spiking Dynamics**

$$S[t+1] = H(V[t+1] - V_{thr})$$

## Membrane Potential Dynamics

$$V [t + 1]$$

$$= \beta V[t] + (1 - \beta)I_{in}[t]$$


The leaky integrate-and-fire neuron is now compatible with all the tricks and hacks that go with training deep learning models.

Note:  $(1 - \beta)$  is removed, and  $I_{in}[t] = WX[t]$ 

#### How do we train models that change over time?

Error Backpropagation ... Through Time

**Unrolled Computational Graph** 



#### **Spatial Credit Assignment**

How does a loss assign 'blame' to a weight that is spatially far?

#### **Temporal Credit Assignment**

All states throughout history must be stored to run the BPTT algorithm i.e., the entire graph must be stored Memory complexity: **O(nT)** 

Python package for gradient-based optimization of SNNs



Gradient-based Learning with Spiking Neural Networks



real-time online learning

seamless integration with PyTorch

CUDA + IPU accelerated

neuromorphic HW compatible







github.com/jeshraghian/snntorch

Tutorial	Title	Colab Link
Tutorial 1	Spike Encoding with snnTorch	Open in Colab
Tutorial 2	The Leaky Integrate and Fire Neuron	Open in Colab
Tutorial 3	A Feedforward Spiking Neural Network	Open in Colab
Tutorial 4	2nd Order Spiking Neuron Models (Optional)	Open in Colab
Tutorial 5	Training Spiking Neural Networks with snnTorch	Open in Colab
Tutorial 6	Surrogate Gradient Descent in a Convolutional SNN	Open in Colab
Tutorial 7	Neuromorphic Datasets with Tonic + snnTorch	Open in Colab

Advanced Tutorials	Colab Link
Population Coding	Open in Colab
Regression: Part I - Membrane Potential Learning with LIF Neurons	Open in Colab
Regression: Part II - Regression-based Classification with Recurrent LIF Neurons	Open in Colab
Accelerating snnTorch on IPUs	_

Python package for gradient-based optimization of SNNs

real-time online learning

seamless integration with PyTorch

CUDA + IPU accelerated


neuromorphic HW compatible








github.com/jeshraghian/snntorch



Communicating noise-prone analog signals down long lengths of wire: <a href="noise-prone">noise-prone</a>





Communicating noise-robust digital signals down long lengths of

wire: noise-tolerant


## An RRAM Approach to Spiking Neuron Dynamics

- Charge-based integration on the bit-line capacitance
- State decay using heterogeneous RRAM time constants






Communicating noise-prone analog signals down long lengths of wire: <a href="noise-prone">noise-prone</a>



Communicating noise-robust digital signals down long lengths of wire: noise-tolerant

## An RRAM Approach to Spiking Neuron Dynamics


- Charge-based integration on the bit-line capacitance
- State decay using heterogeneous RRAM time constants
- Pre-charged sense amplifier for spiking dynamics (replace ADC)



Classical pain points of IMC RRAM are largely addressed by spikes




Communicating noise-prone analog signals down long lengths of wire: <a href="noise-prone">noise-prone</a>



comm**Erndurance** bust digital signals down long lengths of wire: noise-tolerant

#### **Dynamics**

- Charge-based integration on the bit-line capacitance
- State decay using heterogeneous RRAM time constants
- Pre-charged sense amplifier for spiking dynamics (replace ADC)



Classical pain points of IMC RRAM are largely addressed by spikes



Communicating noise-prone analog signals down long lengths of wire: <a href="noise-prone">noise-prone</a>


CommEnclurance bust digital signals down long lengths of wire: noise-tolerant


Weight updates only occur at spike times

### SkyWater 130 Neuromorphic Accelerator

#### Open-Source Neuromorphic IP


- Google-sponsored tape-outs using SkyWater
   130nm process
- Deep learning success was in part due to open-source; let's port this hype train over to silicon
- 2x successful tape-outs + 1x tape-in...





MPW6 BSNN Streaming Accelerator

- Online event streaming accelerator
- HD Event Cameras: ~10 MHz spike rate
- Die area: 0.09 mm<sup>2</sup>
- Average Power: 11 nW
- GPIO: 50 MHz peak, Core: 210 MHz



MPW8 SNN Accelerator Lead Designer: Farhad Modaresi


- 154 kB of dual-power 2 kB SRAM macros
- 9 mm<sup>2</sup> core, 21.89 mm<sup>2</sup> memory
- SRAM: 40 MHz, Core: 20 MHz
- Custom precision (up to 8-bits)


### The next generation of neuromorphic engineers

31 first-time chip designers at UCSC taking the "Brain-Inspired Machine Learning" class defined their own design and submitted a chip.

It is currently being manufactured and will ship back in April 2023.

www.tinytapeout.com





# How many of you have converted your garage to a semiconductor manufacturing plant?


I didn't think so.


# How can we port dynamical, time-varying neural networks across different systems?

Solutions already exist for vanilla deep learning.

Nothing but pain exists for spiking neural networks.


... until now.





## Neuromorphic Intermediate Representation


# A Unified Instruction Set for Interoperable Brain-Inspired Computing



- Provides a common standard to enable continuous-time, dynamical neural networks to interface with each other
- Allows the broader community to tap into commercial & exotic hardware with their software of choice – e.g., Intel Loihi

We wrote 1000s of lines of code so you only have to write 1.


Pederesen, Abreu, Eshraghian et al., arXiv, Nov. 2023.



### Neuromorphic Intermediate Representation

A Unified Instruction Set for Interoperable Brain-Inspired Computing







Server-scale neuromorphic HW: Loihi, Intel Labs




Edge neuromorphic hardware: SynSense, BrainChip


- Provides a common standard to enable continuous-time, dynamical neural networks to interface with each other
- Allows the broader community to tap into commercial & exotic hardware with their software of choice – e.g., Intel Loihi

We wrote 1000s of lines of code so you only have to write 1.

Pedersen, Abreu, Eshraghian et al., arXiv, Nov. 2023.

#### SNN Evaluation – Multimodal Data





#### **Open-Source Neuromorphic Computing**

Jason K. Eshraghian Assistant Professor, ECE, UC Santa Cruz

13 December 2023

