


# Open-Source Neuromorphic Computing


Jason K. Eshraghian  
Assistant Professor, ECE, UC Santa Cruz

13 December 2023

# UCSC Neuromorphic Computing Group



Lab Logo Generated by Stable Diffusion




Power bill of training AI in data centers: >\$1 million

Power budget of brains: ~12 watts

At the UCSC NCG, our goal is to bridge this gap by applying principles from neuroscience to build better technology.

## Ph.D. Students

Binh Nguyen  
Ruijie Zhu  
Juan Lu  
Coen Arrow  
Assel Kembay




## Undergraduate Students

Farhad Modaresi  
Sreyes Venkatesh  
Skye Gunasekaran  
Hannah Cohen-Sandler


Ruhai Lin  
Dylan Louie  
Sahil Konjarla

# Circuits from 1D → 2D → 3D → ...4D?




Process Technology

Samsung Newsroom, 2019.



Memory Circuits

Western Digital, 2018.



AMD 3D V-Cache  
64MB L3 Cache Extension

Microprocessors

AMD, ISSCC 2022.






Image Sensors

Sony & Prophesee, 2021.




Neuromorphic Computing


# In-Memory Processing Using RRAM Crossbars




Valence Change Mechanism



BEOL metal-insulator-metal structure



Bit-line current summation



Chip micrograph:  
65-nm mixed-signal 16x16  
RRAM Crossbar

# In-Memory Processing Using RRAM Crossbars

Neuron Weights

Input Data

$$[x_0 \quad x_1 \quad \dots \quad x_n] * \begin{bmatrix} a_0 & b_0 & c_0 \\ a_1 & b_1 & c_1 \\ \vdots & \vdots & \vdots \\ a_n & b_n & c_n \end{bmatrix} = \begin{bmatrix} y_a = x_0 a_0 + x_1 a_1 + x_2 a_2 \\ y_b = x_0 b_0 + x_1 b_1 + x_2 b_2 \\ y_c = x_0 c_0 + x_1 c_1 + x_2 c_2 \end{bmatrix}$$

Output Equations

Electrode  
Oxide layer #2

Oxide layer #1  
Electrode


Valer  
Me

RRAM Conductance

Voltage Input


$$[V_0 \quad V_1 \quad \dots \quad V_n] * \begin{bmatrix} G_{A0} & G_{B0} & G_{C0} \\ G_{A1} & G_{B1} & G_{C1} \\ \vdots & \vdots & \vdots \\ G_{An} & G_{Bn} & G_{Cn} \end{bmatrix} = \begin{bmatrix} I_A = V_0 G_{A0} + V_1 G_{A1} + V_2 G_{A2} \\ I_B = V_0 G_{B0} + V_1 G_{B1} + V_2 G_{B2} \\ I_C = V_0 G_{C0} + V_1 G_{C1} + V_2 G_{C2} \end{bmatrix}$$

Column Current





Chip micrograph:  
mixed-signal 16x16  
RRAM Crossbar

# In-Memory Processing Using RRAM Crossbars




	Our Work	Mythic
<b>Technology</b>	65 nm	40 nm
<b>CLK Freq (MHz)</b>	40 - ADC 100 - RRAM	170
<b>Power (W)</b>	1.89	5
<b>TOPS/W</b>	5.90	4
<b>Quantization</b>	Reconfigurable	8-bit



## Challenges


- 1.5-3x improvements are insufficient to justify startup costs for a new process
- Scaling challenges: advanced processes are **not optimized for analog operation: thermal noise**
  - ADCs still dominate latency, and ~50% energy consumption
  - Removal of ADCs requires algorithm-level optimization

spike-based processing?



# Toward Biological Networks: The Three S's

**Spikes:** Biological neurons interact via single-bit spikes



---


**Sparsity:** Biological neurons spend most of their time at rest, setting most activations to *zero* at any given time

[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 5]


*“7 at position 10; 5 at position 20”*

---

**Static Suppression (aka Event-driven Processing):** The sensory periphery only processes information when there is *new* information to process






# The Leaky Integrate-and-Fire Neuron




- Bilipid thin-film membrane surrounded by ions: **capacitive**
- Ion-leakage/transfer: **resistive**
- The leaky integrate-and-fire neuron is just a 1st-order low-pass filter, i.e., an **RC circuit**

**The neuroscientists stole from electrical engineers so it's time to steal back from them**






# A Recurrent Representation



Unrolled Computational Graph



## Spiking Dynamics

$$S[t + 1] = H(V[t + 1] - V_{thr})$$

## Membrane Potential Dynamics

$$V[t + 1] = \beta V[t] + (1 - \beta) I_{in}[t]$$


The leaky integrate-and-fire neuron is now compatible with all the tricks and hacks that go with training deep learning models.

*Note:*  
 $(1 - \beta)$  is removed, and  
 $I_{in}[t] = WX[t]$

# How do we train models that change over time?

## Error Backpropagation ...Through Time

Unrolled Computational Graph



### Spatial Credit Assignment

How does a loss assign 'blame' to a weight that is spatially far?

### Temporal Credit Assignment

All states throughout history must be stored to run the BPTT algorithm  
i.e., the entire graph must be stored  
Memory complexity:  $O(nT)$

The logo for snnTorch features three vertical arrows of increasing height on the left, colored red, orange, and yellow from left to right. To the right of the arrows, the text "snnTorch" is written in a large, black, sans-serif font.

Gradient-based Learning with Spiking Neural Networks





Python package for gradient-based optimization of SNNs

real-time online learning








seamless integration with PyTorch




CUDA + IPU accelerated

neuromorphic HW compatible



[github.com/jeshraghian/snntorch](https://github.com/jeshraghian/snntorch)

Tutorial	Title	Colab Link
<a href="#">Tutorial 1</a>	Spike Encoding with snnTorch	 <a href="#">Open in Colab</a>
<a href="#">Tutorial 2</a>	The Leaky Integrate and Fire Neuron	 <a href="#">Open in Colab</a>
<a href="#">Tutorial 3</a>	A Feedforward Spiking Neural Network	 <a href="#">Open in Colab</a>
<a href="#">Tutorial 4</a>	2nd Order Spiking Neuron Models (Optional)	 <a href="#">Open in Colab</a>
<a href="#">Tutorial 5</a>	Training Spiking Neural Networks with snnTorch	 <a href="#">Open in Colab</a>
<a href="#">Tutorial 6</a>	Surrogate Gradient Descent in a Convolutional SNN	 <a href="#">Open in Colab</a>
<a href="#">Tutorial 7</a>	Neuromorphic Datasets with Tonic + snnTorch	 <a href="#">Open in Colab</a>

Advanced Tutorials	Colab Link
<a href="#">Population Coding</a>	 <a href="#">Open in Colab</a>
<a href="#">Regression: Part I - Membrane Potential Learning with LIF Neurons</a>	 <a href="#">Open in Colab</a>
<a href="#">Regression: Part II - Regression-based Classification with Recurrent LIF Neurons</a>	 <a href="#">Open in Colab</a>
<a href="#">Accelerating snnTorch on IPUs</a>	—



Python package for gradient-based optimization of SNNs

real-time online learning

seamless integration with PyTorch


CUDA + IPU accelerated

neuromorphic HW compatible




[github.com/jeshraghian/snntorch](https://github.com/jeshraghian/snntorch)

# RRAM-based SNN Processing




Communicating noise-prone analog signals down long lengths of wire: noise-prone



Communicating noise-robust digital signals down long lengths of wire: noise-tolerant


## An RRAM Approach to Spiking Neuron Dynamics

- Charge-based integration on the bit-line capacitance
- State decay using heterogeneous RRAM time constants




# RRAM-based SNN Processing

right hand counter clockwise




Communicating noise-prone analog signals down long lengths of wire: noise-prone



Communicating noise-robust digital signals down long lengths of wire: noise-tolerant

## An RRAM Approach to Spiking Neuron Dynamics

- Charge-based integration on the bit-line capacitance
- State decay using heterogeneous RRAM time constants
- Pre-charged sense amplifier for spiking dynamics (replace ADC)




# RRAM-based SNN Processing

*Classical pain points of IMC RRAM are largely addressed by spikes*

right hand counter clockwise



Communicating noise-prone analog signals down long lengths of wire: noise-prone




Bandlimited at scale

Endurance

Communicating robust digital signals down long lengths of wire: noise-tolerant

An RRAM Approach to Spiking Neuron Dynamics

- Charge-based integration on the bit-line capacitance
- State decay using heterogeneous RRAM time constants
- Pre-charged sense amplifier for spiking dynamics (replace ADC)




# RRAM-based SNN Processing

*Classical pain points of IMC RRAM are largely addressed by spikes*



Communicating noise-prone analog signals down long lengths of wire: noise-prone



Communicating robust digital signals down long lengths of wire: noise-tolerant

An RRAM Approach to Spiking Neuron Dynamics

- Charge-based integration on the RRAM capacitance
- State decay using heterogeneous RRAM time constants
- (red) Targeted sense amplifier for spiking dynamics (replace ADC)

Heterogeneity

Single-bit Spikes

Sparse data movement

Weight updates only occur at spike times







# SkyWater 130 Neuromorphic Accelerator


## Open-Source Neuromorphic IP

- Google-sponsored tape-outs using SkyWater 130nm process
- Deep learning success was in part due to open-source; let's port this hype train over to silicon
- 2x successful tape-outs + 1x tape-in...



MPW6 BSNN Streaming Accelerator

- Online event streaming accelerator
- HD Event Cameras: ~10 MHz spike rate
- Die area: 0.09 mm<sup>2</sup>
- Average Power: 11 nW
- GPIO: 50 MHz peak, Core: 210 MHz



MPW8 SNN Accelerator  
Lead Designer: Farhad Modaresi


- 154 kB of dual-power 2 kB SRAM macros
- 9 mm<sup>2</sup> core, 21.89 mm<sup>2</sup> memory
- SRAM: 40 MHz, Core: 20 MHz
- Custom precision (up to 8-bits)

# The next generation of neuromorphic engineers


31 first-time chip designers at UCSC taking the “Brain-Inspired Machine Learning” class defined their own design and submitted a chip.

It is currently being manufactured and will ship back in April 2023.

[www.tinytapeout.com](http://www.tinytapeout.com)



Hodgkin-Huxley neuron in silicon  
Designed in ECE 183/293



How many of you have converted your garage to  
a semiconductor manufacturing plant?


I didn't think so.


# How can we port dynamical, time-varying neural networks across different systems?

Solutions already exist for vanilla deep learning.

Nothing but pain exists for spiking neural networks.

... until now.






# NIR

## Neuromorphic Intermediate Representation


A Unified Instruction Set for Interoperable  
Brain-Inspired Computing



- Provides a common standard to enable continuous-time, dynamical neural networks to interface with each other
- Allows the broader community to tap into commercial & exotic hardware with their software of choice – e.g., Intel Loihi

```
>> model.to_nir()
```

We wrote 1000s of lines of code so you  
only have to write 1.



# NIR

## Neuromorphic Intermediate Representation

A Unified Instruction Set for Interoperable  
Brain-Inspired Computing

### ↑↑↑ snnTorch



Server-scale neuromorphic HW:  
Loihi, Intel Labs





Edge neuromorphic hardware:  
SynSense, BrainChip

- Provides a common standard to enable continuous-time, dynamical neural networks to interface with each other
- Allows the broader community to tap into commercial & exotic hardware with their software of choice – e.g., Intel Loihi

```
>> model.to_nir()
```

We wrote 1000s of lines of code so you  
only have to write 1.


# SNN Evaluation – Multimodal Data




Accuracy



Energy-Delay Product ( $\mu\text{J} \cdot \text{s}$ )







# Open-Source Neuromorphic Computing

Jason K. Eshraghian  
Assistant Professor, ECE, UC Santa Cruz

13 December 2023