

Re-Energizing Analog Design using the Open-Source Ecosystem

Boris Murmann



bmurmann@hawaii.edu

December 13, 2023



My Journey


2003
PhD chip
0.35 μ m CMOS



20 years of
teaching &
consulting



1980s
PCB design



1994
First chip
2 μ m CMOS

IC design is not
cool anymore?



If you need short-term gratification,
don't be a chip designer!



20/03/18

Daniel Saddi Associate Director

 SIGN IN

The Register®



{* SYSTEMS *}

America's chip land has another potential shortage: Electronics engineers

Why screw around writing Verilog when you can earn tons more with Python, Java or Go?


Dylan Martin

Fri 8 Jul 2022 // 18:28 UTC


51 




IC Researcher's Perspective



This is Very Different in Other Fields!



Getting Started with EasyEDA



Free online Schematic & PCB Design


www.studentcompanion.net/



MAKE BUILD HACK CREATE 132 PAGES
HackSpace
TECHNOLOGY IN YOUR HANDS
hmsmag.cc February 2018 | Issue #1

BEST RASPBERRY PI PROJECTS

DESIGNER JACKET
NUTS AND BOLTS
TALKING TOOLS
ULTIMATE PONG
MITRE SAWS
AROUND POWER
25 WAYS OF USING THIS TINY COMPUTER
MITCH ALTMAN
PYTHON SPARKS POLYSTYRENE NUTS & BOLTS



AI 18 TOP CODING ASSISTANTS
for programmers


PyTorch

Papers With Code

Machine Learning Papers and Code Free Resource



Industry Perspective: Deep Silos, Long Cycles



Source: Andreas Olofsson (DARPA)






Big Bang: Open-Source Process Design Kits (PDKs)

Open-Source PDKs

- First open-source PDK (November 2020)
 - › SkyWater 130nm CMOS
 - › <https://github.com/google/skywater-pdk>
- Second open-source PDK (October 2022)
 - › GlobalFoundries 180nm MCU
 - › <https://github.com/google/gf180mcu-pdk>
- Third open-source PDK (March 2023)
 - › IHP 130nm BiCMOS
 - › <https://github.com/IHP-GmbH/IHP-Open-PDK>
- Permissive Apache 2.0 licensing



Tim (mithro) Ansell (They/Them) - 1st
Software Engineer at Google



Open Source in a Nutshell

- Core principles
 - › Open exchange, collaboration, transparency, meritocracy
- Typical benefits (as seen in the software community)
 - › Improves productivity, managing complexity
 - › Enables community review and steady improvements, re-use
 - › Promotes education and tinkering
- Open source does not imply “free”
 - › Can make money with open-source products (Red Hat, Ruby on Rails, ...)
 - › Proper terminology
 - Proprietary vs. open source (NOT: commercial vs. open source)



- 1. Honeymoon phase**
- 2. What's next?**



Google-Sponsored (Free) Shuttle Runs




GOOGLE's MPW-ONE


First MPW **Overbooked** 45/40

45 designs submitted
in **30** days!

60% by first time designers!





© 2021 EFABLESS CORPORATION





Strong Community Growth

Efabless Caravel “Harness” SoC





Open-Source EDA Tools


OpenROAD



Tiny Tapeouts!



8 bit counter
49 cells






Matt Venn

Tiny Tapeout 3
From idea to chip design
in minutes!



SSCS PICO Chipathon

- 2021: 61 submissions, 18 selected (11 taped out)
- 2022: 54 submissions, 22 selected (14 taped out)




2022 selected teams from 10 countries, 5 continents

June 22, 2022, kick-off meetup with over 100 attendees



2022 Chipathon



	Function	Team	Chip URL
1	Spatial Sigma-Delta ADC	Pakistan1 (FAST National University)	https://platform.efabless.com/projects/1486
2	On-Chip DCDC Converter with Fast Transient Response	Pakistan4 (FAST National University)	
3	Matrix Multiplier for AI at the Edge	Pakistan7 (FAST National University)	
4	Encrypted LSB Steganography with AES Accelerator	Pakistan2 (FAST National University)	https://platform.efabless.com/projects/1443
5	CMOS Bandgap Reference	Pakistan3 (FAST National University)	
6	Self-Interference Cancellation LNA	Pakistan4 (FAST National University)	https://platform.efabless.com/projects/1431
7	Sub-Sampling PLL for SerDes Applications	Austria (Johannes Kepler Univ., Linz)	
8	60 GHz Demonstrator Chip	Brazil (University of São Paulo)	
9	Low-Power 10-bit SAR ADC	USA1 (University of Alabama & MIT Lincoln Lab)	https://platform.efabless.com/projects/1457
10	Boost Converter for Battery-Powered IoT Applications	Greece (Aristotle University of Thessaloniki)	
11	Radiation-Hardened ALU	USA2 (North Carolina A&T State University)	https://platform.efabless.com/projects/1593
12	DC-DC Buck Converter for CubeSat	Chile ¹ /Argentina ² /Uruguay ³ ¹ Universidad Técnica Fed. Santa María ² Universidad Nacional del Sur & Instituto Nacional de Tecnología Industrial ³ Universidad Católica	https://platform.efabless.com/projects/1427
13	Electrochemical Water Quality Monitoring	USA5 (University of Tennessee)	https://platform.efabless.com/projects/1469
14	Mix-Pix - A Mixed-Signal Circuit for Smart Imaging	Chile (Universidad del Bío-Bío)	https://platform.efabless.com/projects/1494

Magazine article: “Meet the SSCS PICO Chipathletes,” <https://ieeexplore.ieee.org/document/9950763>



Team Diversity

Chile/Argentina/Uruguay



Egypt 2



USA 2



Greece



Pakistan 6



Pakistan 4

“Meet the Chipathletes,”
SSCS Magazine, Fall 2022





CHIPS (Common Hardware for Interfaces, Processors and Systems) Alliance harnesses the energy of open source collaboration to accelerate hardware development.





Search IEEE Solid-State Circuits Society

Career Cen

[HOME](#) [ABOUT](#) [MEMBERSHIP](#) [EDUCATION](#) [CONFERENCES](#) [PUBLICATIONS](#) [CHAPTERS](#) [DL PROGRAM](#)

[WOMEN IN CIRCUITS](#)

[/ Home](#) / [Membership](#) / [Awards](#) / ISSCC “Code-a-Chip” Travel Grant Awards

ISSCC “Code-a-Chip” Travel Grant Awards

ISSCC “Code-a-Chip” Travel Grant Awards

SUBMISSION DEADLINE: NOVEMBER 21, 2022

The ISSCC 2023 Code-a-Chip Travel Grant Award was created to (1) promote reproducible chip design using open-source tools and notebook-driven design flows and (2) enable up-and-coming talents as well as seasoned open source enthusiasts to travel to the Conference and interact with the leading-edge chip design community. This program is made possible by a donation from the [CHIPS Alliance](#), a non-profit organization hosted by [The Linux Foundation](#).

Program rules

- The program is open to anyone (no restrictions). Membership in the IEEE Solid-State Circuits Society (SSCS) membership is encouraged, but not required. Teaming is encouraged, but each team must identify a single leader who can travel to the ISSCC from February 19-23, 2023, to receive the award.
- Applicants must submit an open-source Jupyter notebook detailing an innovative circuit design using open-source tools (examples: [inverter](#), [temperature sensor](#))
- Each submission must contain a suitable open source license (e.g., Apache 2.0).



Made possible
by a donation
from the CHIPS
Alliance



<https://github.com/sscs-ose/sscs-ose-code-a-chip.github.io>



Motivation: Reproducible IC Design

- It is common to publish with code in other disciplines
 - › Now also possible in IC design!

Get OpenLane


```
$ git clone --depth=1 https://github.com/The-OpenROAD-Project/OpenLane
```

Write verilog

```
%writefile inverter.v
module inverter(input wire in, output wire out);
    assign out = !in;
endmodule
```

Run OpenLane Flow

```
import os
import pathlib
OPENLANE_ROOT=str(pathlib.Path('OpenLane').resolve())
PATH=os.environ['PATH']
%env PDK_ROOT={CONDA_PREFIX}/share/pdk
%env TCLLIBPATH={CONDA_PREFIX}/lib/tcllib1.20
%env OPENLANE_ROOT={OPENLANE_ROOT}
%env PATH={PATH}:{OPENLANE_ROOT}:{OPENLANE_ROOT}/scripts
%env OPENLANE_LOCAL_INSTALL=1
!flow.tcl -design .
```



<https://developers.google.com/silicon/guides/digital-inverter-openlane>



1. Honeymoon phase
- 2. What's next?**




Challenges & Opportunities – Things We Need to Work On...

- Limited functionality of open-source EDA tools
- Maintenance of tools & repos
- Best practices for team collaboration
- Standards for documentation & validation of “IP”
- Leveraging open-source for analog design automation
 - › “Grand challenge”



Lots of Repos...



The screenshot displays a grid of eight GitHub repository cards. Each card features a blue-tinted image of a microchip, a title, the author's name and profile link, a brief description of the project, and a view count. The repositories are:

- 16bit-pipelined-R...** by Govindu Sathvik Reddy | <https://iti.ac.in/>. Description: Developed a 16bit processor having its own Reduced Instruction Set with least possible number of... View count: 1.1k.
- caravel_iiitb_bidicntr** by PANKAJ AGRAWAL | <http://www.vlsisystemdesign.com/>. Description: This project is about 8 bit bidirectional counter which s controlled by control signal. As name... View count: 594.
- iiitb_sffifo** by Anmol Shetty | <https://www.vlsisystemdesign.com/>. Description: This project simulates a synchronous FIFO where data is written in a sequential manner into a... View count: 327.
- Mixed-Signal SoC...** by Sepide Asgari. Description: Nanopore-based DNA sequencing is a unique, scalable technology, utilized to identify nucleotides... View count: 1.6k.
- iiitb_sqd_1010** by Anuj Kumar Jha | <https://www.vlsisystemdesign.com/>. Description: In this project, Mealy based non overlapping sequence detector is implemented to detect 1010... View count: 361.
- Modified Baugh...** by Aditya Nagaraj | <https://rvce.edu.in>. Description: 8 bit modified fixed point baugh wooley multiplier, following Q5.3 representation. View count: 325.
- universal-shift-register** by Subash Polisetty. Description: Register which performs various options based on a control input. View count: 405.
- gbcart** by Maximilien Dagois. Description: Mask ROM of a game boy sample + LFSR for use on address 0x2001 to 0x20FF. View count: 313.

- Can we call these “IP”?
- How to re-use?
- How to trust?
- Still a lot to learn from software community



How to automate analog IC designs




*L. Richard Carley and Rob A. Rutenbar
Carnegie Mellon University*

IEEE SPECTRUM AUGUST 1988


Knowledge-based systems are relieving the labor-intensive bottlenecks usually associated with such building blocks as op amps and voltage references

In a matter of hours rather than weeks or months, basic analog integrated circuits can now be designed to suit the needs of the systems they are destined for. This sudden advance is due to new knowledge-based computer-aided design (CAD) tools. With the tools' help, system designers can employ common analog blocks, such as op amps and voltage references, without understanding their operation in much detail. Circuit designers also benefit from having the routine parts of a design done for them.



Idac**Opasyn****Oasys**

Only Limited Progress 3+ Decades Later...




A. F. Budak et al., "DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks," DAC 2021.



What's the Problem?

Major obstacle, often misunderstood and underappreciated!



This is a problem!
“I don’t like your opamp”
(e.g., Barcelona Design †)
Open-source can help!

This is not the main problem!
A perfectly specified and
constrained circuit can be sized
very quickly (even by hand!)



It's Complicated...

Transition is time consuming, difficult to automate



Requirements

“Design a 16x residue amplifier for 14b pipelined SAR ADC”

Topologies

Pick circuit(s) that have a chance to meet specs

Specifications

Can be topology dependent, must consider neighboring blocks & how they evolve

Constraints

Prevent algorithms (or junior designers) to fall into bad local optima

Highly iterative in both directions, ignored by automation tool designers



Sizing

Layout

Many automation options exist

Performance/
Quality
Assessment

Difficult, especially for layout!




My Perspective

- Full analog design automation (for arbitrary circuits) from requirements to layout is presently not feasible
- We should focus on useful baby steps
 - › Build large open-source libraries of proven circuit templates
 - › Build a framework that can capture the intent and design steps of an experienced designer → re-use, reproducibility, partial automation
 - BAG, ANAGEN, MOSAIC, ...
 - › Create fast quality assessment tools for circuits & layouts
 - To enable “big-data” approaches, away from “correct by construction”



ANAGEN

ANAGEN is a **revolution**
for IP design/layout engineer!




```
class RoutingGen(TemplateBase):
    def __init__(self, lib_name, params, used_names, **
            kwargs):
        super(RoutingGen, self).__init__(lib_name, lib_name, par
    @classmethod
    def get_params(cls):
        return []
    def draw_layout(self):
        # metal 4 is horizontal, metal 5 is vertical
        m4_layer = 4
        m5_layer = 5
        # add a horizontal wire on track 0, from 400 to 400.0
        wire1 = self.add_wireline(layer, 4, 4.1, 4.9)
        # print wirearray object
        print(wire1)
        # print lower, middle, and upper coordinate of wire
        print(wire1.lower, wire1.middle, wire1.upper)
        # print TRACKID object associated with wirearray
        print(wire1.track_id)
```

- In addition to working with EDA tool,
they will need to
- › abstract their current manual steps
 - › translate them into (Python) code
 - › as general as possible
to allow re-use
 - for different technology
 - for different specification




Addressing Coding Overhead

A) Classical (Fullcustom) IP Development Timeline:



B) ANAGEN Development Style Timeline:



**“I became an analog circuit designer
because I don’t like coding”**



**An amazing opportunity for the next
generation of chip designers!**




Open-Source is in Our DNA!



SPICE (Simulation Program with Integrated Circuit Emphasis)

Laurence W. Nagel and D.O. Pederson


EECS Department
University of California, Berkeley
Technical Report No. UCB/ERL M382
April 1973





Sources: <http://www.omega-enterprises.net>, <http://opencircuitdesign.com/magic>



Open-Source Opens up Amazing New Capabilities!



<https://bit.ly/jupyter-silicon>



Summary

- There is enormous excitement about collaborative, open-source IC design
 - › It will likely change the way we teach & work
 - › Fast growing community of >5000 enthusiasts
- The honeymoon period of this development has been fun
 - › Community building, free silicon, design contests...
- The next phase comes with an opportunity to revolutionize IC design
 - › Creation of platforms for reproducible & re-usable design
 - › Difficult to develop in a silo; leverage open-source community!
- Let's all work together to add a new fun factor to IC design!



