

*Performance comparison of Hall Effect Sensors  
obtained by regular bulk or SOI CMOS technology*

**Dr. Maria-Alexandra PAUN**

*Visiting Researcher*


High Voltage Microelectronics and Sensors (HVMS) Group, Department of  
Engineering, University of Cambridge, United Kingdom

Secretary, IEEE Switzerland ExCom  
Chair, IEEE WIE Switzerland

# OUTLINE

- Different Hall cells have been integrated in both bulk and SOI CMOS technology and analyzed in terms of their specific parameters.
- The first one is XFAB regular bulk CMOS XH 0.35  $\mu\text{m}$  and the second one is XFAB SOI XI10 1  $\mu\text{m}$  non-fully depleted.
- Geometry plays an important role in Hall cells performance. The focus of this work is on the XL Hall cell.
- The most important parameters of a specific Hall cell, based on both regular bulk and SOI structures, are evaluated through three-dimensional physical simulations.

# Hall Effect Sensors



$$(1) \quad V_{HALL} = S_A B$$

$$S_A = \frac{Gr_H}{nqt} I_{bias} \quad (2)$$

- low-power applications
- current sensing
- position detection & contactless switching

# Hall Cells Design Selection

- Different 3D Hall sensors were integrated in both regular bulk and SOI CMOS.
- They are all symmetrical and orthogonal structures.
- The geometry plays an important role in the sensors performance.

$$G \cong 1 - \frac{16}{\pi^2} \exp\left(-\frac{\pi L}{2W}\right) \left[ 1 - \frac{8}{9} \exp\left(-\frac{\pi L}{2W}\right) \right] \left( 1 - \frac{\theta_H^2}{3} \right) \quad (3)$$

valid if  $0.85 \leq L/W < \infty$  and  $0 \leq \theta_H \leq 0.45$

# Hall Effect Sensors Measurements


- Measurements results on nine different Hall Effect sensors in regular bulk CMOS
- Similar results expected soon for the SOI counterparts

**Objectives: offset @  $T=300\text{ K} < \pm 30\ \mu\text{T}$  & offset drift  $< \pm 0.3\ \mu\text{T}/^\circ\text{C}$**

Geometry Type	Basic	Low-doped	L	XL	45 Deg	Narrow Contacts	Borderless	Square	Optimum
Integrated Shape (CMOS 0.35 $\mu\text{m}$ )									
$R_{\theta}$ (k $\Omega$ ) @ $T=300\text{ K}, B=0\text{ T}$	2.3	5.6	2.2	2.2	2.1	2.5	1.3	4.9	1.5
$S_A$ (V/T) @ $I_{bias}=1\text{ mA}$	0.0807	0.3392	0.0804	0.0806	0.0807	0.0822	0.0325	0.0884	0.0635
Offset drift ( $\mu\text{T}/^\circ\text{C}$ ) (4-phase current spinning)	0.409	0.067	0.264	0.039	0.373	0.344	0.526	0.082	0.328
$L, W$ ( $\mu\text{m}$ ) of the Active Area (N-well)	L=21.6	L=21.6	L=32.4	L=43.2	L=21.64	L=21.6	L=50	L=20	L=54
	W=11.8	W=11.8	W=17.8	W=22.6	W=11.8	W=9.5	W=50	W=20	W=54
$L/W$	1.83	1.83	1.82	1.91	1.83	2.27	1	1	1
$s$ ( $\mu\text{m}$ ) for Sensing Contacts	11	11	16	20.7	11	1.5	2.3	2.3	5.4
Geometrical Correction Factor ( $G$ )	0.913	0.913	0.912	0.924	0.913	0.87	0.76	0.73	0.74

# Single Phase and Residual Offset

- Cell polarization and the corresponding phases



Greek-cross cell polarization

Phases	I <sub>bias</sub>	V <sub>HALL</sub>
Phase 1	a to c	b to d
Phase 2	d to b	a to c
Phase 3	c to a	d to b
Phase 4	b to d	c to a




- Single phase offset and residual offset

$$V_{out} = V_{HALL} (B) + V_{offset} \quad (4)$$

$$Offset_{residual} (4 \text{ phase}) = \frac{V_{P1} - V_{P2} + V_{P3} - V_{P4}}{4} \quad (5)$$

# Offset measurements

- Measured for XL regular bulk CMOS, results expected soon for XL SOI



# *Regular bulk vs. SOI CMOS technology*

The sensors fabricated in SOI (**S**ilicon **O**n **I**nsulator) technology have obvious benefits, with respect to the bulk Hall sensors.

- higher magnetic sensitivity
- less noise generation
- possibility to use lower biasing voltage
- smaller leakage current through the dielectric
- enhanced radiation resistance etc.



# The 3D Simulation of regular bulk Hall Cells

➤ The XL structure follows the XFAB XH 0.35 fabrication process.



➤ **active n-well region:** Arsenic doping

✓ Gauss profile implantation

✓  $1.5 \cdot 10^{17} \text{ cm}^{-3}$

Parameter	Value
L ( $\mu\text{m}$ )	43.2
W ( $\mu\text{m}$ )	19
Contacts dimension s ( $\mu\text{m}$ )	18.3

DopingConcentration ( $\text{cm}^{-3}$ )




➤ **electrical contacts**

➤ **p-substrate:** Boron doping concentration of  $10^{15} \text{ cm}^{-3}$

# SOI CMOS technology

➤ The stacking of the layers, according to a SOI XFAB XI10 fabrication process.



➤ The active silicon layer is found on top of the dielectric buried silicon oxide (SiO<sub>2</sub>) layer, which is in its turn found on the silicon substrate, or handle wafer.


DOPING CONCENTRATIONS IN THE SOI HALL CELL FABRICATION

Layer	Type	Numerical value
Wafer (handle) substrate	Si, p-doped (Boron)	6.5 E+14 cm <sup>-3</sup>
Dielectric	Buried Silicon Oxide, SiO <sub>2</sub>	
p-substrate in active Silicon layer	Si, p-doped (Boron)	1E+15 cm <sup>-3</sup>
n-well in active Silicon layer	Si, n-doped (Arsenic)	5E+16 cm <sup>-3</sup>



# 3D Simulations results (II)

SOI XL cell:

- I-V characteristics
- $V_{HALL}$  estimation
- Sensitivity numerical estimation



V-I characteristics, SOI XL,  $R_{input}=42\text{ k}\Omega$




Hall voltage vs. biasing voltage, SOI XL

Sensitivity vs. biasing voltage, SOI XL



# 3D Simulations results (III)

Regular bulk XL:

- I-V characteristics
- $V_{HALL}$  estimation
- Sensitivity numerical estimation



V-I characteristics, regular bulk XL,  $R_{input}=2.2\text{ k}\Omega$



$V_{Hall}$  vs. biasing voltage, regular bulk XL

$S_A$  vs. biasing voltage, regular bulk XL

# Conclusions

- This work was intended to analyze the behaviour of the XL Hall cell in both regular bulk and SOI CMOS fabrication process, by performing three-dimensional physical simulations.
- The Hall voltage, absolute sensitivity and input resistance were extracted through simulations.
- With respect to equivalent devices fabricated in regular bulk, the Hall devices built in SOI technology offer higher absolute sensitivity.

# References (selective list)

- [1]** Paun, M.A., Udrea, F., “*SOI Hall cells design selection using three dimensional physical simulations*”, Journal of Magnetism and Magnetic Materials, Volume 372, Issue 12, December 2014, pp. 141-146.
- [2]** Paun, M.A., Sallese, J.M., Kayal, M., “*Evaluation of characteristic parameters for high performance Hall cells*”, Microelectronics Journal, Volume 45, Issue 9, September 2014, pp. 1194-1201.
- [3]** Paun, M.A., Sallese, J.M., Kayal, M., “*Comparative Study on the Performance of Five Different Hall Effect Devices*”, Sensors, ISSN 1424-8220, Vol. **13**, Issue 2, 2013, pp. 2093-2112.
- [4]** Paun, M.A., Sallese, J.M., Kayal, M., “*Temperature considerations on Hall Effect sensors current-related sensitivity behaviour*”, Analog Integrated Circuits and Signal Processing: Vol. **77**, Issue 3, pp. 355-364, 2013.
- [5]** Paun M.A., *Hall Cells Offset Analysis and Modeling Approaches*, PhD Thesis, EPFL, Switzerland, 2013.

## *Acknowledgements:*

The author, Maria-Alexandra Paun, wishes to thank the Swiss National Science Foundation (SNSF) from Switzerland for the promotion and encouragement of the scientific research of young doctors, respectively by providing the funding for her postdoctoral fellowship at Cambridge University.

**Thank you for your  
attention!**