

**TOSHIBA**

Leading Innovation >>>

# Compact Model of Tunneling Field Effect Transistor for Ultra-low Voltage Circuit Analysis

Chika Tanaka, Kanna Adachi, Motohiko Fujimatsu,  
Akira Hokazono, Yoshiyuki Kondo, Daisuke Matsushita,  
and Shigeru Kawanaka

Advanced LSI Technology Laboratory,  
Corporate Research and Development Center,  
Toshiba Corporation




# Outline

---

- 1. Introduction**
- 2. TFET model concept**
- 3. Model evaluation  
and Circuit simulation results**
- 
- 5. Summary**

# Introduction: TFET – device feature and circuit application

Tunneling FET (TFET)




Fast switching and low power!

# 1<sup>st</sup> issue: performance optimization for various device structure of TFET


So high tunneling probability and high electron density are needed,

conventional



Simple process  
Low  $I_{on}$


g-FET (Berkeley)



Simple process  
Low  $I_{on}$


SJL-TFET (Toshiba)

SSDM2014



Btm.S-TEFT(Toshiba)

SSDM2014





High  $I_{on}$   
Low variability

The critical device parameters for each TFET are different!

# 2<sup>nd</sup> Issue: For the circuit simulation, $I_{ds}$ under the various $V_{gs}$ and $V_{ds}$ conditions are needed!

## Switching operation for $n$ -type TFET




Reverse bias condition for  $p$ - $n$  junction


# TFET operation under the various bias conditions

## (1) S-D reverse bias conditions ( $V_{ds} \geq 0$ )

(a)  $V_{gs} > 0$ : BTB tunneling current is dominant.




(b)  $V_{gs} \leq 0$ : TFET is in the off state.  $I_g$  and  $I_j$  should be considered.




## (2) S-D forward bias conditions ( $V_{ds} < 0$ )

(c)  $V_{gs} > 0$ :  $p-n$  diode current is dominant.




(d)  $V_{gs} \leq 0$ :  $p-n$  diode current and  $I_g$  should be considered.



**Our challenge:**  
Proposal of TFET compact model with simple device parameter which operates **every bias conditions**

# Our concept: “TFET” model is combined with “MOSFET” (BSIM) model

To simulate the circuit operation of TFET,



$I_g$ : gate leakage current,  
 $I_j$ : junction leakage current

✓ CV characteristic:  
Calibrated BSIM4  
model parameters


# Outline

---

1. Introduction
2. TFET model concept
3. Model evaluation  
and Circuit simulation results
5. Summary



# Tunneling current model



(1) If  $R_t$  is efficiently large,  
 $Q_{\text{channel}} \sim Q_{\text{tunnel}}$ .

(2) based on a drift-diffusion  
 model under the gradual-  
 channel approximation


## BTB tunneling current

$$J_{\downarrow BTB} = \sqrt{2} m^* q^3 / 4\pi^3 \hbar^2 \sqrt{E_g} \cdot \exp(-4\sqrt{2} m^* E_g^{3/2} / 3q\hbar E_{\downarrow t}) \cdot E_{\downarrow t} \cdot V_{\downarrow app} ,$$

$$E_{\downarrow t} = \sqrt{2} q N_a (V_{\downarrow g} + \psi_{\downarrow bi}) / \epsilon_{\downarrow si}$$





$$I_{\downarrow BTB} / W = J_{\downarrow BTB} \cdot x_{\downarrow j} = Q_{\downarrow tun} \cdot v_{\downarrow BTB}$$



# Total charge for the drain current ( $Q_0$ )

$$Q_0 = Q_{tun} f_1 + Q_{th} (1 - f_1)$$

$Q_{th}$ : the oxide charge for gate-to-source overlap region



$f_1$ : smoothing function

(e.g.  $1/(1 + e^{-x})$ , where  $x$  represents the ratio  $L_g : L_{ov}$ )

The total drain current ( $I_D$ ) is represented using  $Q_0$ ,

$$I_D / W = Q_0 \cdot v_{inj} \cdot F_{ls}$$

# “TFET model”: parameter list

Symbol		Unit
$\phi_{bi}$	Built-in potential	V
$E_g$	Band gap	eV
T	Temperature	K
L	Channel length	m
W	Channel width	m
$X_j$	Junction depth	m

**The advantage of our TFET model:**

- simple device parameter ->add various device structure
- Representation of steep-S slope
- It will be available for every bias conditions.

N	Substrate concentration of the tunnel junction	cm <sup>-3</sup>
---	--	------------------

**Our proposed model was implemented in SmartSpice using Verilog-A description.**


# Outline

---

1. Introduction
2. TFET model concept
3. Model evaluation  
and Circuit simulation results
4. (Missing)
5. Summary



# Simulation results: $I_d V_g$

2D dopant profile for TCAD simulation




TCAD simulation (in-house)

- The device structure was formed to demonstrate the steep S.S. of 50mV/decade.
- The ideal  $I_{on}$  required for the low-power operation.
- $L_g=120\text{nm}$ ,  $T_{ox}=2\text{nm}$ ,  $N_s=1\text{e}16\text{ cm}^{-3}$





# Simulation results: $I_d V_d$






**Our model shows a good agreement with TCAD in the targeted operating voltage range.**

# Circuit simulation results



## 81-stage ring oscillator



# Summary

- **Compact model of tunneling field effect transistor was proposed.**
  - Our *"TFET model"* combined with *"MOSFET BIMS4 model"* **by parallel connection.**
  - It was available for **every bias conditions.**
  - implemented in circuit simulator **using Verilog-A description.**

**our proposed model is useful tool for the circuit-level analysis.**

## Acknowledgement

This research was partly supported by JST, CREST in Japan.