

Performance analysis and modeling of 22nm FD SOI MOSFETs

Hao Ge, Qing Wang, Zhipeng Ren, Jing Chen


Email: jchen@mail.sim.ac.cn

State Key Laboratory of Functional Materials for Informatics
Shanghai Institute of Microsystem and Information Technology
Chinese Academy of Sciences


Aug. 5, 2021

- **22nm FDSOI Process Introduction**
- **FDSOI VS BULK**
- **Body Biasing in FDSOI**
- **Learn about Self-Heating Effect (SHE)**
- **22nm FDSOI SPICE Model**
- **Summary**

22nm FDSOI Process




Front gate work function modulation





Well engineering

- **High speed**
 - High mobility
 - Less parasitic capacitance
- **Power sufficient**
 - Steeper subthreshold swing
 - Less junction leakage
 - Less DIBL
- **Less process variation**
 - Li⁺ doping (RDF)
 - Flexible Vt option
 - High integration

22nm FDSOI Process



- HKMG
- Raised source and drain
- Ultra thin body and box
- Flip well





- (a) PDSOI
- (b) FDSOI with flip well
- (c) FDSOI with normal well

Flip well provides a lower v_{th} option

Steeper SS

FDSOI VS BULK




Key operation point summary

Process	SS	I_{on}/I_{off}	BTBL	Gmmax
22nm FDSOI	~75mV	4.75	13.4	4.99mS
28nm BULK	~85mV	1.25	39.2	3.75mS

FDSOI VS BULK


Volume Inversion



Surface scattering

The volume inversion increases the mobility in FDSOI devices.

Body Bias




Device	NMOSNW	PMOSNW	NMOSFW	PMOSFW
TFB	(0,0.2)	(-0.2,0)	(0,Vdd)	(-Vdd,0)
DFB	(-Vdd,0)	(0,Vdd)	(-0.2,0)	(0,0.2)

Fast speed



Power sufficient

Body Bias



In BULK process, depletion layer thickness can be affected by body bias.

Self-Heating Effect (SHE)



High frequency reduces self-heating effect

Sandwich structure in FDSOI

$$\Delta T = P_{th} * Z_{th} = \frac{I * V}{G_{th} + j\omega C_{th}}$$

Low Frequency:



$$\Delta T = I * V * R_{th}$$

High Frequency:

$$\Delta T \approx 0$$

Self-heating free at high frequency

Typically >50Mhz




Equivalent Circuit

SHE in real device (I)

DC Sweep Data



Real Data



Pulsed IV
(Sampling time dependent)

Disadvantage:


- Complicated measurement setting
- High resolution sampling resistor
- Noise impedance mismatch

Self-heating effect could be observed in pulse measurement.

SHE in real device (II)



Realistic Gds vs freq @Saturation Region



Radio Frequency


SHE is suppressed at high frequency

Abnormal kink at low frequency is observed in some devices

1. Inverse temperature trend
2. Floating body effect

Gds method is noise sensitive.

Current behavior along with frequency trend can be characterized.



Gds vs freq @Transition Region

(I) Pulse Method


1. Complex Measurement & Extraction
2. Impedance Mismatch Problem
3. Expensive measurement instrument
4. SHE free data

(II) Gds Method

1. Limited frequency range & precision
2. Noise sensitive
3. Complete Gth/Cth Extraction from Gds
4. Low cost


(III) Gate Resistance Method

1. Special layout design
2. Low accuracy
3. Cth is unknown




(IV) RF Method

1. RF Layout & LRF VNA
2. On wafer calibration & de-embedding
3. Wide frequency range
4. Consistent with RF data



Why SHE is important?

- ❖ Phonon scattering may be overestimated
- ❖ Ring Oscillator QA failure
- ❖ Error increasing at high frequency
- ❖ RF extraction failure



22nm FDSOI SPICE Model



- ◆ We have extracted a complete DC Device Model for 22nm FDSOI Technology.

Device	•MOS (Core/IO) , BJT, Resistor, Diode, Varactor
Level	•BS (BSIMIMG)
Effects	•Back Gate Bias, SHE, Gate-leakage, GIDL
Geometry	•Core: L[0.02~1um], W[0.08~3um] •IO: L[0.136~1.8um], W[0.16~22um]
Temp.	•-40~125°C
Voltage	•Gate: [-0.9~0.9V](core) / [-1.8~0.3V](IO) •BodyBias: [0-Vdd](NW) / [-Vdd-0](FW)
Corner	•TT, FF, SS, FS, SF

The contents of 22nm FDSOI model library

Model QA




Model Target:

Accuracy: $\Delta V_{tlin} < 5mV$, $\Delta I_{dsat} < 2\%$

Physical: Cover most physical effects (Bodybias/SHE)

Scalable: Model QA pass from W_{max}/L_{max} to W_{min}/L_{min}




Device	ΔV_{tlin}	ΔI_{dlin}	ΔI_{dsat}
Target	< 5mV	< 3%	< 3%
NCore	< 5mV	< 1%	< 1%
PCore	< 5mV	< 1%	< 1%
NIJ	< 5mV	< 2%	< 2%
PIO	< 5mV	< 2%	< 2%

Model QA




Vthlin versus length at different temperature



Model QA



Idsat versus length at different temperature



Ring Oscillator Results



- ◆ We have designed ring oscillator for the verification of FDSOI Model. As shown in the table, the simulation error is less than 10%

Ring Oscillator	Invertor	F	T	Simulation Delay	Test Delay	Accuracy
0.9V_Core	INV	1	8	8.52	8.13	1.9%
	INV	3	8	8.27	7.85	-0.8%
	NAND	1	8	13.07	12.46	4.5%
	NAND	3	8	24.91	24.37	2.1%
	NOR	1	8	13.52	13.50	-0.8%
	NOR	3	8	25.93	25.47	5.3%
1.8V_IO	INV	1	6	27.81	26.83	3.1%
	INV	3	6	53.66	52.07	2.8%
	NAND	1	6	40.06	39.67	2.8%
	NAND	3	6	86.01	85.73	-4.6%
	NOR	1	6	52.08	50.59	-4.9%
	NOR	3	6	104.07	107.19	-4.1%

- **Measured data and simulation results show that FDSOI devices have more performance improvement than BULK process.**
- **Body biasing in FDSOI is an effective way to control device current.**
- **Self-heating effect in FDSOI is measured and verified by several methods.**
- **A high accuracy industry standard model for FDSOI MOSFETs using BSIM-IMG was successfully established.**



Thank you !