

Compact Transistor Model Parameter Extraction: Challenges and Directions

Huan-Lin Chang (on behalf of Zhihong Liu)
changhl@khai-long.com

8/12/2021



Challenges in (Auto) Parameter Extraction

Planar Era

FinFET Era

Gate-All-Around Era

BSIM Models

BSIM4


BSIM-BULK

BSIM-CMG
(GEOMOD = 1)

BSIM-CMG
(GEOMOD = 5)


Foundry Process Evolution

- High-K/metal gate, strain Si




Enabling technology – grow strained Si on relaxed SiGe

- GIDL, I_g, I_{ii}, LDE (LOD, WPE, etc.)
- Self-heating, Monte-Carlo



2013-2014

- Discrete NFIN instead of continuous W




- Weak NFIN trend
- Optional EUVL
- More LDE, more self-heating in macro equations or TMI...

2020-2021

From 3 nm and below:

- EUVL a must-have
- Ferro-electric (NCFET)?
- Nanosheet, RibbonFET or MBCFET?



... 90 nm

65 nm

28 nm

16 nm


...

7 nm

5 nm


Moore's Law

- Recent iterations of BSIM models keep adding new physical and empirical parameters to account for new effects or to improve fitting quality.
- New BSIM-BULK and BSIM-CMG versions have over 1,000 parameters!
- This trend is unstoppable as technology nodes shrink and more small device effects appear.




- In BSIM-BULK, new geometric scaling parameters such as (P_l , P_w , P_{lexp} , P_{wexp} , etc.) further complicate the effective parameter (P_{eff}) trend control.
- Example: In BSIM4, we only need to consider 4 geometric scaling parameters for channel doping (NDEP), and the W/L trend is well-behaved.

$$NDEP_{eff} = NDEP + \frac{LNDEP}{L_{eff}} + \frac{WNDEP}{W_{eff}} + \frac{PNDEP}{L_{eff} \times W_{eff}}$$



- In BSIM-BULK, eight more global scaling parameters were added including four power terms, which should be under tight control.

$$NDEP_{eff} = NDEP + \frac{LNDEP}{L_{eff}} + \frac{WNDEP}{W_{eff}} + \frac{PNDEP}{L_{eff} \times W_{eff}} + \frac{NDEPL1}{L_{eff}^{NDEPL1EXP}} + \frac{NDEPL2}{L_{eff}^{NDEPL2EXP}} + \frac{NDEPW}{W_{eff}^{NDEPWEXP}} + \frac{NDEPWL}{(L_{eff} \times W_{eff})^{NDEPWLEXP}}$$



- Control of total effective parameter (Peff_total), which is what BSIM uses to compute drain current, is a difficult task since there are many layers of contribution.
- In BSIM-CMG (GEOMOD=1):

$$VSAT_{eff} = \left\{ \begin{array}{l} \left[VSAT + \frac{LVSAT}{L_{eff}} + \frac{NVSAT}{NFIN} + \frac{PVSAT}{L_{eff} \times NFIN} \right] \times \\ \left[1 + \frac{VSATN1}{NFIN} \ln \left(\frac{NFIN}{VSATN2} \right) \right] + \frac{AVSAT \cdot \exp \left(-\frac{L_{eff}}{BVSAT} \right)}{AVSAT} \end{array} \right\} \times \frac{[1 - AT \cdot (T - T_{nom})]}{\text{Temperature term}}$$

Traditional geometric scaling (points to PVSAT term)
NFIN scaling (points to VSATN1/NFIN term)
Length scaling (points to L_eff terms)

This goes into BSIM!

$$VSAT_{eff} = \underbrace{0.5 \times VSAT_{eff}}_{\text{Forward mode}} \cdot \left[1 + \tanh \left(\frac{0.6 \cdot qV_{ds}}{kT} \right) \right] + \underbrace{0.5 \times VSATR_{eff}}_{\text{Reverse mode}} \cdot \left[1 - \tanh \left(\frac{0.6 \cdot qV_{ds}}{kT} \right) \right]$$

if $ASYMMOD = 1$




- Even if you simplify your parameter settings to

$$VSAT_{eff} = \left[VSAT + \frac{LVSAT}{L_{eff}} + \frac{NVSAT}{NFIN} + \frac{PVSAT}{L_{eff} \times NFIN} \right] \times [1 - AT \cdot (T - T_{nom})]$$

where $VSATN1 = AVSAT = ASYMMOD = 0$

- It's easy to limit boundaries of separate parameters (e.g., VSAT and AT). But how to decide boundaries of geometric terms (LVSAT, NVSAT, PVSAT) since they are model scope dependent?
- How can you control total VSAT_eff, say, within (5000, 200000) given all pre-defined boundaries of LVSAT, NVSAT, PVSAT, and AT?
- **Without relying on EDA tool, it's almost impossible for a human engineer to achieve this!**

- The sensitivity of KOPs (key outputs) vs. parameters is not easy to understand without looking into BSIM equations.
- For example, while U_0 has a more balanced sensitivity vs. KOPs, $VSAT$ shows close-to-zero sensitivity for I_{dlin} and asymmetric sensitivity for other saturation KOPs.




- Some equations are too complex to “understand” by looking at them.
- EDA tool needed to study their behavior in order to accumulate knowledge!


BSIM-CMG snippet of VSAT and KSATIV

```
Esat = 2.0 * VSAT_a / u0_a * Dmobs;  
EsatL = Esat * Leff;  
T6 = KSATIV_a * (qis + 2.0 * Vtm);  
if (Rdss == 0.0) begin  
    Vdsat = EsatL * T6 / (EsatL + T6);  
end else begin  
    WVCox = Weff0 * VSAT_a * cox;  
    T0 = WVCox * Rdss;  
    Ta = 2.0 * T0;  
    Tb = T6 + EsatL + 3.0 * T6 * T0;  
    Tc = T6 * (EsatL + 2.0 * T6 * T0);  
    Vdsat = (Tb - sqrt(Tb * Tb - 2.0 * Ta * Tc)) / Ta;  
end  
Vdsat = `hysmooth((Vdsat - 1.0e-3), 1.0e-5) + 1.0e-3;  
T7 = pow((vds / Vdsat), MEXP_a);  
T8 = pow((1.0 + T7), inv_MEXP);  
Vdseff = min((vds / T8), vds);
```

Fix VSAT1, vary VSAT




Fix VSAT1, vary VSAT




- To solve above issues, the quick answer is to use model extraction tools from EDA companies! Many have claimed they have **automatic extraction** capability.
- However, although many useful features are available, total Peff control and QA rule optimization are still very difficult jobs to do.
- What about data quality check and target trend check?
- How to teach a tool when “unphysical trend” happens and how to correct it?
- How to do simultaneous QA instead of post-QA?
- **This is why majority of model extraction tasks are still done manually!**


- It is acceptable for same-bias KOPs deviate 0.x% with each other due to measurement uncertainty.
- Example: if I_{dsat_IdVg} is off I_{dsat_IdVd} by, say, 3%, then there is reliability degradation for the data. Decision needs to be made as which curve to use or to re-measure.



VS.





- Often Gm/Rout data shows fluctuation because they are derivatives. Can auto-extraction tools get reasonable fitting despite data fluctuation?
- Severe Gm,max fluctuation will impact Vtgm fitting error. Should focus on error of Id@Vtgm, not Vtgm itself!




Spec-Driven Extraction Platform (SDEP) and DTCO Directions

- Design-Technology Co-Optimization (DTCO) is required for foundries and IDMs to characterize PDK in a new process.
- Inefficient SPICE extraction is often the bottleneck of DTCO flow.
- SDEP to serve as SPICE extraction engine in a more efficient DTCO flow.







- Technology and design teams communicate through **technology spec. window.**





“Technology Loop”





- Since SPICE generation is efficient, it is easier to study circuit KOPs vs. device KOPs using models **within technology spec. window.**
- A preliminary example is shown in our 2020 IEDM paper.




IRDS 5nm spec:


- ✓ $V_{dd} = 0.7V$
- ✓ $L_g = 18nm$
- ✓ Gate pitch = 48nm
- ✓ EOT = 1.1nm
- ✓ HFIN = 50 nm
- ✓ TFIN = 7 nm
- ✓ FPITCH = 28 nm

- With this analysis, designers can focus on key KOPs that affect circuits the most so they can better use the technology spec window with the technology team.


Oscillation frequency of a 3-stage ring oscillator (RO):



Read static noise margin (SNM) of a 6T SRAM:



Time delay of NOR3, NAND3, DFF gates:



- We pointed out major challenges in today's model extraction, both in manual tuning and auto-extraction.
- SDEP is Primarius's technology breakthrough to counter these challenges.
- SDEP can play a more important role in a newly structured DTCO flow.
- Technology spec window greatly links the technology and design teams, creating a more operable working model for each team.
- Designers can focus on key KOPs through circuit-KOP sensitivity.

- TSMC: https://www.tsmc.com/english/dedicatedFoundry/technology/logic/l_5nm
- Intel: <https://www.intel.com/content/www/us/en/silicon-innovations/6-pillars/process.html>
- Samsung: <https://samsungatfirst.com/mbcfet/>
- BSIM group: <http://bsim.berkeley.edu/bsim-mg-faq/>
- BSIM4 manual: <https://bsim.berkeley.edu/models/bsim4/>
- IEEE Spectrum: <https://spectrum.ieee.org/the-nanosheet-transistor-is-the-next-and-maybe-last-step-in-moores-law>
- Strained Si: <https://web.stanford.edu/class/ee311/NOTES/Strained%20Silicon%20Technology.pdf>
- Our IEDM DTCO paper: <https://ieeexplore.ieee.org/document/9372118>